A serial fiber optic data bus for a distributed microcomputer system. by Schue, Richard Ernest
Calhoun: The NPS Institutional Archive
Theses and Dissertations Thesis Collection
1978-09
A serial fiber optic data bus for a distributed
microcomputer system.
Schue, Richard Ernest



















Thesis Advisor: U. R. Kodres
Approved for public release; distribution unlimited
T187398

SECURITY CLASSIFICATION OF THIS PAGE fWhan Data Bnfrad)
REPORT DOCUMENTATION PAGE READ INSTRUCTIONSBEFORE COMPLETING FORM
1. REPORT NUMBER 2. GOVT ACCESSION NO. 3. RECIPIENT'S CATALOG NUMBER
4. TITLE fans' Subllllm)
A Serial Fiber Optic Data Bus for a
Distributed Microcomputer System
S. TYPE OF REPORT a PERIOO COVEREO
Master's Thesis;
September 1978
«. PERFORMING ORG. REPORT NUMBER
7. AUTMORf«>
Richard Ernest Schue
». CONTRACT OR GRANT NUMBER^)
9. PERFORMING ORGANIZATION NAME AND AOORESS
Naval Postgraduate School
Monterey, California 93940
10. PROGRAM ELEMENT. PROJECT, TASK
AREA a WORK UNIT NUMBERS '





13. NUMBER OF PAGES
196
14. MONITORING AGENCY NAME » AOORESSfl/ dltlarmnt from Controlllnt Ot'llca)
Naval Postgraduate School
Monterey, California 93940
IS. SECURITY CLASS, (el iiria riport;
Unclassified
ISa. DECLASSIFICATION/ DOWN GRACING
SCHEDULE
l«. DISTRIBUTION STATEMENT (ol thlt Rmpott)
Approved for public release; distribution unlimited
17. DISTRIBUTION STATEMENT (ol iff abmtrmct antmtod In Block 30, II dltlarmnt from Report)
l». SUPPLEMENTARY NOTES
'» KEY WORDS (Contlmia on tmrmraa »ld» II nacaaaary and Identity ay block mmtbar)
Serial Data Bus ~ Fiber Optics — Microcomputers -- Distributed Processing
20. ABSTRACT (Contlnum on ravatam mida 11 nacaaaary and Idanilry by block mmtbat)
The design and development of a serial fiber optic data bus to connect
several Intel single board computers in a distributed processing system is
described in this thesis. Included are details on the serial bus control and
message handling techniques developed for the system. Also included is a com-
plete description of the hardware that was constructed. Commercially avail-
able fiber optic components were used in the data bus. The interface software





AN 73 1473 EDITION OF I NOV •• IS OBSOLETE
S/N 103-0 14- 6401 I
SECURITY CLASSIFICATION OF THIS PAGE (Whmn Data tnlarmd)

Approved for public release; distribution unlimited






B.S., Rose-Eulman Institute of Technology, 1975
Submitted in partial fulfillment of the
requirements for the degree of







.•»*. «.«»„«, MONTEREY. CA
93940
ABSTRACT
The design and development of a serial fiber optic data
bus to connect several Intel single board computers in a dis-
tributed processing system is described in this thesis.
Included are details on the serial bus control and message
handling techniques developed for the system. Also included
is a complete description of the hardware that was con-
structed. Commercially available fiber optic components
were used in the data bus. The interface software is compat-
ible with a real-time operating system previously developed
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I. INTRODUCTION
Recent advances in the field of fiber optics have made
this technology a candidate for present and future military
data transmission systems. liber optic data links provide
wide bandwidth, low attenuation, and excellent resistance
to electromagnetic interference.
The feasibility of the serial data bus has been demon-
strated through applications of MIL-STD-1553 in the F16,
Fia and other military platforms. The MIL-STD-1553 pro-
vides time multiplexed data transmission between a central
computer and a number of terminals, replacing the individ-
ual point-to-point hardwired interface connections with a
single twisted pair cable.
The introduction of small single board computers with
considerable computational power has made the distributed
system of microcomputers a viable candidate to replace the
second generation computers now in use in military tacti-
cal data systems. Such a system offers reductions in costs,
weight and power consumption with increased reliability and
flexibility.
These three developments led to the investigation of a
serial fiber optic data bus for a distributed microcomputer
system. Such a data bus allows several microcomputers to be
joined into a single system although they may be physically
separated by some distance.
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The project involved the design and construction of the
hardware used to interface the computers with the serial data
bus and the development of the software required for bus con-
trol and message handling. The software was designed around
a real-time operating system previously developed at the
Naval Postgraduate School for use in such a distributed sys-
tem. Commercially manufactured fiber optic components were
utilized in the serial bus.
The serial bus control problem is first examined and the
bus protocol used in this system is outlined. Message hand-
ling procedures used in the operating system are described
and similarities are drawn with the message handling employed
in the serial bus. The interface hardware and software are
discussed briefly with details presented in the appendices.
Debugging techniques along with the complete program listing




A. MILITARY APPLICATIONS OF FIBER OPTICS
The optical transmission of digital data avoids many of
the limitations of the traditional hardwired methods. Since
the transmission medium is a dielectric, fiber optic cables
provide total isolation between transmitter and receiver.
Crosstalk between adjacent lines is easily eliminated by-
surrounding each cable with an opaque jacket. Fiber optics
neither generate nor are subject to electromagnetic inter-
ference, EMI. Optical transmission lines experience none of
the ringing problems associated with *ire systems, and pro-
vide greater bandwidth with reduced attenuation.
Commercial applications of fiber optics have been mainly
in the field of telecommunications, where the wider bandwidth
and reduced attenuation of the optical cable is desired.
Military uses of fiber optics frequently involve short run
lengths, under 150 feet, and bandwidth requirements of less
than 10 Mbits/sec. The advantages of fiber optics in mili-
tary systems is in their EMI and electromagnetic pulse (EMP)
characteristics and in their weight savings over a comparably
shielded coaxial cable. In addition, the wide bandwidth cap-
ability of fiber optic transmission lines provides room for
expansion as tactical data systems become more complex. The
high temperature capability of glass and fused silica fibers
12

allow cables to be used in extreme environmental conditions,
as in the engine compartments of jet aircraft.
The Navy's Airborne Light Optical Fiber Technology (ALOFT)
project is a prominent demonstration of the application of
fiber optic technology in the tactical environment. ALOFT
involved the replacement of 150 hardwired interface connec-
tions aboard an A-7 aircraft with 12 digital and one analog
fiber optic communication links. The 12 digital links form
^six bidirectional communication lines betveen a central com-
puter and five remote terminals. The data rate was 50Kbits/
sec. The longest cable run was about 27 feet. Some cables
required as many as five optical couplings to complete their
path through bulkheads and the like. Subsequently the losses
incurred in the couplings were the major source of optical
attenuation with the fiber attenuation a secondary contrib-
utor.
B. MILITARY SERIAL DATA BUS STANDARD
The military standard for serial time-division multi-
plexed data buses is MIL-STD-1553A . MIL-STD-1553A is a
command/response data bus which utilizes a central bus con-
troller to preside over all bus transactions. All other
terminals in the system respond only to commands from the
controller and do not initiate transmissions on their own.
The bus consists of a single twisted pair cable. Data
is time-division multiplexed in an asynchronous, half
13

duplex manner. Data is encoded in bi-phase Manchester code
and transmitted at 1 Mbit/sec. Word size is fixed at 20
bits per word, consisting of 16 bits of data, 1 parity bit
and three sync bits. Word formats are shown in figure 1.
Bus traffic is composed of three types of messages;
command words, status words, and data words. Command words
are sent from the bus controller to the terminals to in-
struct them when to transmit and receive. Status words
are sent to the controller from the terminal in response
to a command word, and data words form the actual data
transfer. The message formats are shown in figure 2.
MIL-STD-1553 has been proven to work in the field and is
adequate for many applications where a central computer is
controlling a number of peripheral terminals.
C. TEE DISTRIBUTED COMPUTER CONCEPT
The distributed computer concept grew out of the desire
to make a number of small computers do the job of a larger
computer. It differs from the more conventional centralized
computer in that several processors are working on more or
less unrelated tasks at the same time. System resources and
data banks are accessed through a common or corporate memory
serving all the computers.
The distributed system may use standardized computer
modules lowering system costs and enhancing maintainability.





























































































































































































































































































reliability record would be a worthy component in such a
system.
D. TEE DISTRIBUTED MICROCOMPUTER SYSTEM
The distributed computer system prototype developed at
the Naval Postgraduate School centers around the use of the
Intel SBC 80/20-04 single board computer. The SBC 80/20-04
is representative of the current technology in single board
computers at the time of this writing. This is an 8080
based system with 4096 bytes of read-write memory and 8192
bytes of read-only memory on board. The unit provides 48
programmable I/O lines and eight programmable interrupt in-
puts. The board supports an external parallel bus, the Intel
multibus, which allows expansion to off-board memory and I/O
facilities. One or more of these computers along with cor-
porate read/write memory form an affinity group.
The real-time operating system developed for this system
uses a modular program structure. A module is a software
program to handle a specific function or a group of functions.
Modules can be written and compiled separately allowing easy
modification of the software. Up to eight modules may reside
in an individual single board computer.
Modules are given consecutive numbers and communicate
with each other through messages passed from module to module,
If two modules reside in different computers, the mesages
are passed by way of a dedicated area in common memory.
17

Each computer may work on several tasks at once, accessing
the common resources in corporate memory as required. Each
computer has a resident operating system in on-hoard read-
only memory. Data that is used often by the computer is
stored in local read-write memory to improve access time
and reduce the external "bus use.
E. THE SERIAL INTERFACE
The serial interface described in this thesis provides
a means of linking single board computers at physically sep-
arated locations with a fiber optic data bus to form a dis-
tributed computer system, as illustrated in figure 3. The
distributed system becomes a collection of individual sta-
tions each having one or more single board computers, cor-
porate memory, and a serial interface. The serial interface
transfers messages from corporate memory at one location
to corporate memory at a remote location. The interface
unit contains an Intel 8748 single chip computer to handle
the serial bus protocol. No special additional requirements













































































A. BASIC DESIGN PHILOSOPHY
The serial bus described in this thesis was viewed from
the beginning as an extension of the parallel Intel Multibus.
This was done mainly to make the serial link between affinity
groups transparent to the operating system. In the Multibus
system, the single board computers communicate with one an-
other by way of messages deposited in corporate memory. The
messages can be viewed as letters, the corporate memory as
the mailboxes, and the parallel bus as the mail carrier.
Each single board computer periodically checks its mailbox
to receive messages from other computers.
The function of the serial data bus is to link several
affinity groups as if they were all on the same parallel
bus. Messages are sent from computer to computer in the
same manner as before. A serial interface terminal re-
sides on each parallel bus and scans the corporate memory
for messages bound for non-local computers. When such a
message is detected, the message is sent via the serial
bus to the terminal on the destination computer's paral-
lel bus. The message is then deposited in corporate
memory at the destination where it can be serviced by the
computer. In this manner, a computer can communicate with
any other in the system without changing the message hand-
ling procedures used to communicate with local computers.
20

B. TEE SERIAL BUS CONTROL PROBLEM
Communicating via a single wire, or fiber optic cable,
presents some additional problems in bus control when con-
trasted with a parallel bus. In a parallel bus, separate
signaling lines are provided. In the Multibus, each single
board computer has a bus request line going to the central
bus control arbiter and a bus grant line coming from the
controller. Since signaling is done on separate lines, it
does not interfere with data transmission.
In the single wire bus, signaling must be done on the
same line as the message sending. Some of the messages
sent on the serial bus must be bus control messages from
terminal to terminal. The military standard for serial
time-division multiplexed data buses is MIL-STD-1553.
This standard has served as a guide for serial data buses
now in use in tactical data systems, and was examined as
a possibility for this project.
The major drawbacks of the MIL-STD-1553 bus for use in
a distributed processing system are incurred by the single
bus controller and the limitations on the remote terminals.
In the serial bus design presented herein, the bus control
is decentralized, allowing each terminal to send messages
under its own control. This design provides the terminals




The terminals in this design access the bus through a
'round-robin' type of bus control. This is a simple method
of passing control from one terminal to the next, insuring
that no two terminals try to access the bus at the same time.
The computers in the system are numbered, starting from one,
to the maximum number in the system. The serial interface
terminal serves all computers on its local bus. The terminal
reads the local parallel bus roster by means of a dedicated
location in memory. The terminals also read their terminal
identification numbers and the identification number of the
next terminal to receive bus control. The terminal with iden-
tification number one becomes the initial bus control station.
The initial bus control terminal checks for any outgoing
messages waiting to be sent over the serial bus. If none are
waiting, the terminal issues a bus grant command to the next
terminal to receive the bus control. This process continues
until the last terminal, the one with the numerically highest
identification number returns control to terminal number one.
Messages are preceded by a request-to-send command to
the desired terminal. The command is addressed to the des-
tination computer number. The receiving terminals scan
their individual bus roster to determine if that computer
number resides on their bus. The request-to-send command
also contains the message length. If the destination ter-
minal can accommodate the message, it replies with an ac-
knowledgement. If insufficient space is available, no
22

reply is made and the requesting terminal senses a time-
out. When this occurs, the requesting terminal turns the
bus over to the next terminal in line and waits until it
can send the message again.
After receiving a 'clear-to-send ' acknowledgement, the
requesting terminal sends data messages one byte at a time
to the destination terminal. After receiving each data
message, the receiving terminal responds with a reply.
The sending terminal waits for a reply before sending the
next data message. If no reply is received within a cer-
tain time, the message is repeated. If parity errors are
detected in the received message, no reply is issued and
the sender automatically repeats the message. At the end
of the message, the sending terminal issues an end-of-
message command. The receiving terminal returns to a
listener mode, and the sending terminal grants the bus
to the next terminal.











The command messages consist of three bit intervals of
sync character, four bits of destination address, four bits
of origin address, eight bits of command information, and
one parity bit for a total of 20 bits per message. The data
messages follow a similar format with a different sync char-
acter at the beginning and carry one byte of data per mes-
sage. The address fields limit the system to 15 computers
in the present configuration. The message formats are con-
trolled by firmware and are easily changed to accommodate
different message lengths. This could allow for sixteen
bits of data and/or eight bit address fields to handle
larger systems. Message formats are shown in figure 4.
Acknowledgements take no special message format.
The sending terminal treats any received message as an ac-
knowledgement. This eliminates the possibility of parity
errors requring an acknowledge message to be repeated.
The acknowledgement is essentially error resistant.
C. MESSAGE HANDLING IN THE OPERATING SYSTEM
Messages passed from module to mode are a minimum of
four and a maximum of 36 bytes in length. All messages
contain a header consisting of the receiving module num-
ber (RMN), the sending module number (3MN), the message
number (MN), and the message length (ML). The rest of
the message is data and may contain zero to 32 bytes.
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Figure 4; Serial Message Formats
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and are useful for sending control messages where no
data is passed. Module numbers are unique to each module.
A maximum of eight modules per single hoard computer is
allowed in the present version of the operating system.
Modules number zero through seven reside in computer num-
ber one, (SBC number l), modules eight through 15 in SBC
number two and so forth.
The message buffer employed in the operating system is
a linear buffer of 246 bytes in length located from F022
(hex) to F119 (hex) in corporate memory. Six additional
memory locations are used as control registers, as shown
in figure 5. The use of these registers is described
herewith.
EXTMSGLOCK
This is the lock: mechanism for the corporate buffer.
If none of the local single board computers are using the
buffer, the buffer is termmed 'unlocked' and EXTMSGLOCK is
set to zero. When one of the computers is using the buffer,
EXTMSG-LOCK is set equal to the SBC number of that computer.
The lock mechanism prevents more than one computer from
accessing the buffer at any one time.
EXTMSG
This register indicates the SBC number of the computer
to receive the next outgoing message. If the buffer is




















Figure 5: Corporate Message Buffer
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computer that uses the buffer, and is periodically scanned
by all the computers in the system.
EXTMSGIN
This is the input pointer of the buffer. EXTMSGIN
indicates the next available location in memory, and is
incremented by the sender after each byte is transferred.
The pointer is relative to the bottom of the buffer and
can assume values from 3 to 3?7 (hex). The address of the
next available memory location is found by adding the
pointer value to the base address of the buffer, E022
(hex).
EXTMSGOUT
This is the corporate buffer output pointer and it
functions similarly to the input pointer. EXTMSGOUT is
also expressed relative to the bottom of the buffer.
The use of the pointers is illustrated in figure 6.
NUMEXTMSG
The value at this location in memory indicates the
number of messages in the corporate buffer. If NUMEXTMSG
is zero, the buffer is empty.
EXTMSGLAST
This register is used as a flag to mart the end of





























Figure 6: A Message in the Corporate Buffer
29

incoming message does not fit into the remaining room
at the to? of the Duffer, EXTMSGLAST is set equal to the
last value of the input pointer. The input pointer is
set to zero and the message is stored starting at the
bottom of the buffer. When the last message at the top
of the buffer has been removed, EXTMSGOUT will be equal
to EXTMSGLAST, signaling the computer that no more mes-
sages remain at the top of the buffer and the next out-
going message begins at the bottom.
D. CORPORATE BUFFER OPERATION
Computers wishing to access the corporate buffer must
wait until the current user has unlocked the buffer. This
is accomplised by continually reading and re-reading the
lock register until it is zero. When an unlocked buffer is
detected, the waiting computer writes its SBC number into
the lock. It then reads the lock to make sure another
computer did not already lock the buffer.
After lock has been achieved, a computer wishing to
deposit a message checks the buffer for available room.
If the output pointer is greater than the input pointer,
the available space lies between the two pointers. If
the input pointer is above the output pointer, the empty-
buffer lies above the input pointer and below the output
pointer. If the message does not fit intc the top of the
buffer, the input pointer is zero'ed, and EXTMSGLAST is
30

set to its previous value. The computer then attempts to
fit the message into the room at the bottom of the buffer.
If the message does not fit, the transaction is aborted,
and a buffer overflow condition exists. Messages are
not allowed to 'wrap around' the top of the buffer into
empty locations at the bottom, as shown in figure 7.
Any time the buffer is empty, both pointers are reset
to zero. A buffer overflow is detected if the input
pointer is equal to the output pointer when the number
messages in the buffer is not zero. NUMEXTMSG is incre-
mented after each message is deposited and decremented
after each withdrawal.
Each time a message is removed from the buffer, the
computer in charge reads the receive module number (RMN) of
the next message, computes the SBC number corresponding to
that module, and loads the SBC number into EXTMSG. If the
message just removed was the last message in the buffer,
EXTMSG is set to zero. After a message is deposited into
the buffer, EXTMSG is set only if the message just loaded
is the only message in the buffer.
E. SERIAL MESSAGE HANDLING TECHNIQUES
The message handling techniqus employed in the serial
terminals are patterned after the message handler used in
the operating system for the single board computers.



















Last Input did not OUT Reset to Zero
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Buffer
Figure 7: Corporate Buffer Operation
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buffer of 32 bytes in length. But while the buffer in cor-
porate memory allows only one user at a time, the buffer in
the serial terminals can be accessed by two users at once.
Thus a serial write can take place during a parallel read
and vice versa. Seven additional registers control the




The pointers contain the address of the next outgoing
byte and the next vacant memory location for incoming data.
These contain the absolute address of the data in the buffer,
Input Counter
Output Counter
The input and output counters are not actually involved
in the buffer control but are dedicated to be used to count
the number of bytes transferred. The counters are loaded
with the length of the message at the beginning of the trans-
fer and decremented after each byte is moved. When the
counters are zero, the transfer is complete.
Input Lock
Output Lock
The input and output locks are zero if no one is using






















Figure 8: 8748 Message Buffer
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currently using the buffer when a transaction is talcing
place. Separate input and output locks are provided to
allow the read while write feature described earlier.
Number of Messages
This last register keeps track of the number of messages
currently in the buffer.
The message buffer in the serial terminal is operated in
a true circular fashion, in contrast to the linear buffer used
in the corporate memory. This is done for two reasons: the
first, to provide maximal utilization of the modest buffer
size, and secondly, to allow a simpler buffer control algo-
rithm. The input and output pointers are initially set to
the bottom of the buffer during power-up. After receiving
the first message, the input pointer is raised to the next
vacant memory location, while the output pointer remains at
the bottom of the buffer. As additional messages are re-
ceived, via either the serial or parallel channels, the
input pointer continues to be advanced. During an ouput
operation, the output pointer is advanced as each byte is
read from the buffer. When the input pointer reaches the
top of the buffer, it is reset to the bottom of the buffer
and the input operation continues, as sho^n in figure 9.
The output pointer follows in the same fashion,
continually chasing the input pointer around the circular

















Figure 9: 8748 Buffer Operation
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computed by using the current values of the input and out-
put pointers. When the input pointer is greater than the
output pointer, the available room is at the top and bottom
of the buffer. The available room is the size of the buffer
minus the difference between the input and output pointers.
When the output pointer is above the input pointer, the
available room is in the middle of the buffer and is equal
to the output pointer minus the input pointer. An output
operation is allowed to begin in the middle of an input
operation since the output operation can only increase the
amount of room in the buffer. Likewise an input can begin
during an output operation since the available room at the
beginning of the input operation can only increase with
time. To accommodate long messages, the input lock is
leaded with the requesting computer number at the time of
the request even though space may not be available at that
time. All other message inputs are rejected until the com-
puter in the input lock can transfer its message. This pre-
vents a number of short messages from pre-empting a longer
message.
F. SERIAL INTERFACE TERMINAL OPERATION
The serial interface terminal was viewed as a synchro-
nous machine with several distinct terminal states corre-
sponding with different stages of message handling.
37

The terminal state is defined by a four bit quantity stored
in a working register of the 8748 computer chip.
The states are divided into two groups? the listening
states - 0000 through 0111, and the talking states - 1000
through 1111. Listeners change state by receipt of commands
from the talker, the bus current bus control station. The
talker changes state after receiving an acknowledgement of
the last command. While in the talker, or bus control
states, any message received after the issue of a command
is considered an acknowledgement - no parity or IE checks
are made. While in the listener mode, messages are scru-
tinized for proper ID numbers and parity to prevent ter-
minals from responding to the wrong commands. State
transitions are diagrammed in figure 10.
State 0000
This is the 'dormant' state of the terminal while it
is monitoring the bus. The terminal is not engaged in any
serial transfer. All received messages are examined for
possible commands addressed to the particular terminal.
State 0001
A. terminal enters this state after sending a clear-to-
send acknowledgement in response to a request-to-send
command from the current bus controller. The acknowledge-
ment is sent only if space is available in the buffer to




























Figure 10: Serial Interface Terminal States
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0001 during the reception of the message, sending an ac-
knowledgement after the successful decoding of each data
word.
States 0010 through 0111
These states are not used in the present design and
are reserved for future expansion.
State 1000
This is the basic bus control state of the terminal.
While in this state, the terminal checks for any messages
awaiting transmission. If a message is waiting, the bus
controller sends a reques t-to-send command to the desired
terminal. If no traffic is pending, the terminal imme-
diately enters state 1011.
State 1001
This state is entered after receiving a clear-to-send
acknowledgement from the terminal addressed while in mode
1000. The terminal sends the message while in state 1010
and remains in this state until all the data words have
been sent. The next data word is issued only after an




After receiving an acknowledgement for the last data
word in the message, the bus controller enters state 1010.
During this state, the end-of-message command is issued.
State 1011
State 1011 is the "bus grant state and is reached by
either of two ways: by lacking any traffic to send while
in state 1000, or by receiving an end-of-message acknowl-
edgement while in state 1010. The bus controller relin-
quishes the bus by issuing a bus grant command to the next
terminal to receive control. The terminal considers the
next bus transmission a bus grant acknowledgement and
switches back to state 0000.
States 1100 through 1111
These states are not utilized in the present design




The serial interface hardware is partitioned into three
major sections, as shown in figure 11. These are the serial
bus interface, the parallel "bus interface, and the CPU group.
Each of these sections will now he discussed in greater
detail
.
A. THE SERIAL BUS INTERFACE
The serial bus interface comprises the major portion of
the hardware and is divided into five subsections: the
transmitter, receiver, clock synchronizer, sync detector
and the controller.
1. Transmitter
The transmitter is composed of three functional
blocks, the transmitter parallel-to-serial shift register,
the transmitter parity generator, and the encoder. The
parallel-to-serial shift register is 16 bits in length,
made up of two eight bit shift registers tied end to end.
Provisions are made for expansion to 32 bits with the
addition of two mere IC chips. The shift registers are
loaded individually by the CPU by applying the desired
eight bits of data on the CPU data bus and then pulling
the desired load line low. During transmission, the
shift registers are clocked 16 times, presenting serial












































Figure 12: Transmitter and Receiver Block Diagrams
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register, the one closest to the encoder, is fed back
into the input of the first shift register to provide
an automatic reload of the data. Reloading the shift
registers is not required to repeat a message.
The transmitter parity generator consists of a
counter to accumulate the number of logical ones in the
outgoing data. The counter is activated by the same
clock which shifts the data and stops counting after
the sixteenth bit has been sent. At this time the
least significant bit of the counter tells whether the
number of ones in the message is even or odd, by being
a 3 or a 1 respectively. Parity is taken over all 17
bits, message plus parity. If even parity is desired,
the counter output is taken directly as the parity bit.
If odd parity is desired, the least significant bit of
the counter is inverted. For example, if odd parity is
desired, and the number of ones is even, the zero level
of the counter LSB is inverted making the parity bit a
one and making the number of ones in the entire 17 bits
odd. Parity sense is selected by the use of an exclu-
sive-or gate on the output of the parity counter.
The encoder converts the NRZ binary data out of
the shift registers into a unipolar Manchester code for
transmission. The encoder consists of a D-type flip
flop and several gates acting as a multiplexer. The
encoder generates the Manchester code by sending the
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data during the first half of the bit time and sending
the complement of the data during the second half.
Additional control signals allow the generation of the
non-Manchester sync characters and allow insertion of
the parity hit following the last data bit. These con-
trol signals are derived from the controller.
2. Receiver
The receiver consists of a parity counter and a
16 bit serial-to-parallel shift register expandable to 32
bits. Due to the word width limitation of the controller
ROM, the shift register and parity counter operate off the
same clock. Since the parity check is performed over the
entire 17 bits, 17 clocks are required by the parity coun-
ter. To allow the receiver shift register to function
properly, the receiver data is delayed one bit time with
respect to the data into the parity counter. At the end
of the receive sequence, a flip flop is set to signal the
CPU that a message has arrived. The parity counter func-
tions identically to its counterpart in the transmitter.
The results of the parity count are inverted, if required,
by an exclusive-or gate and passed on to the CPU.
3. Clock Synchronizer
The clock synchronizer keeps the local clock
synchronized with the transmitting terminal's clock dur-
ing the reception of a message. The clock sync functions
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"by detecting the transitions in the received Manchester
data. The clocks for both transmission and reception
are derived from a high frequency clock of approximately
10 MHz. During transmission, the basic clock frequency
is divided by six to provide a nominal 768KEz data rate.
During receive, this basic frequency is divided by seven
to provide a slightly lower frequency for the clock sync.
The clock sync, figure 13, consists of a divide-by-
seven counter and a transition detector. The counter is
presettable and can be reloaded by either an overflow or
a signal from the transition detector. Each time a tran-
sition is detected in the received data, the divide-by-
seven counter is reset. During a received string of ones
or zeros, transitions occur both at the beginning and in
the middle of the bit times. The divide-by-seven counter
will be reset by the incoming transitions every six 10MHz
clocks, and will never reach terminal count. During al-
ternating one-zero strings, transition occurs only in the
middle of the bit intervals, or once every twelve 10MHz
clocks. Under these conditions, the divide-by-seven
counter will reach terminal count, reset itself and count
five more times before being reset by the next transition.
The clock sync thus 'free runs' during the times when
transitions do not occur. During the reception of a sync
character, the divide-by-seven counter may overflow up to





























Figure 13: Clock Synchronizer Operation
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of six and seven were chosen to keep the receive clock
always behind the sending clock and to not lose a clock
pulse during reception of the sync characters. During
transmit, the clock synchronizer is disabled to prevent
the received echo from altering the transmitter clock.
The clock divider is forced into a divide-by-six mode
during this time.
4. Sync Detector
The sync detector is a digital matched filter
tuned to the sync characters used in the system. The
matched filter responds to three different bit patterns
to accommodate both the data sync and command sync char-
acters shown in figure 14. For data sync the filter re-
sponds to the bit pattern 111000. For command sync,
two patterns, 011101 and 011110, are detected to handle
the cases of command sync-leading zero and command sync-
leading one. Both patterns must be detected to distin-
guish command sync from data sync. The ouput of the
sync detector is a pulse which starts the controller to
generate the signals needed to receive the message. Also
included in the sync detector is the circuit which starts
the controller during transmit. During transmission, the
matched filter is disabled to prevent the received echo























The controller is programmed via an EPROM to
provide all the control signals needed "by the transmitter
and receiver. It consists of an eight tit counter and a
1024 word by eight bit memory. The memory outputs are
clocked through a register to eliminate any glitches on
the resulting control lines. The IK by eight EPROM can
accommodate four sets of transmit/receive programs for 16
bit data, or two sets of programs for a 32bit/message sys-
tem. Provisions are made for easy change-over to a 2048
by eight EPROM which will double the above figures.
B. PARALLEL BUS INTERFACE
The parallel bus interface provides the signals needed
to communicate with peripherals via the Intel Multibus. The
circuitry provided in the serial interface unit has limited
capabilities in that it can communicate only with external
memory. No local bus clock is provided since the bus clock
is provided by one of the single board computers residing
on the parallel bus. The parallel exchange is initiated by
the CPU on the serial interface board. A bus request signal'
is issued in sync with the bus clock. Before the next clock
pulse, a bus arbitration decision is reached, and the module
to receive bus control is issued a bus priority input signal,
The module waits until the current user of the bus has re-
leased the BUSY line before taking control of the bus.
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Address and data are applied to the bus by activating tri-
state drivers. The appropriate read or write command is
issued after the data and address have had time to settle
and removed after the acknowledge has been received from
the eiternal device. The bus is relinquished after the
transaction by turning off the data and address drivers
and releasing the BUST line.
C. CPU GROUP
The Intel 8748 is the central processor unit of the
serial interface board. The 8748 is a single chip com-
puter with 54 bytes of read-write memory and IK bytes of
electrically programmable/erasable read-only memory. The
874S provides 27 input output lines grouped into two eight
bit ports, one eight bit bus, two test inputs, and one in-
terrupt input. The CPU chip controls all the activity on
the serial interface boards with the exception of the
automatic functions in the receiver. The 8748 loads data
into the transmitter, initializes serial transmissions,
decodes received messages, and controls the parallel in-
terface to corporate memory. Eiternal latches are used
to expand the number of output lines from the 8746.
D. ELECTRO-OPTIC COMPONENTS
This project used commercially available electro-
optic and optical components. Each serial interface
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board requires a fiber optic transmitter and receiver
to connect to the serial bus . The serial bus is a star
arrangement with separate lines from each transmitter
and receiver connected to a single coupler, as shown in
figure 15. The optical transmitter and receiver are housed
in separate enclosures and provide TTL level inputs and
outputs. The transmitter, receivers, and radial coupler
were manufactured by Spectronics, Inc. of Richardson, TX.
The fiber optic cable was made by Galileo Electro-Optics.
E. CONSTRUCTION DETAILS
The serial interface hardware is built on an Intel
Multibus compatible 12 by 6.75 inch circuit board. The
electrical interconnections are wirewrapped to facilitate
modification and expansion. To reduce power consumption,
the serial interface hardware utilizes low power Schottky
TTL devices in the majority of the circuitry. The 8748
computer chip is a five volt NMOS circuit while the con-
troller EPROM requires additional +12 and -5 volt power.
All connections to the parallel Multibus are made through
an edge connector on the circuit board. Connections to
the fiber optic transmitter and receiver are made with




















The serial interface software is composed of an
executive program, parallel and serial message handling
routines, a time out interrupt handler, and a power-up
restart routine. The executive program (EXEC) is a contin-
uous loop checking the 8748 buffer area and the corporate
memory buffer for messages and calling the service routines
to transfer messages to and from the 8748 buffer. This
tends to keep the buffer as empty as possible. EXEC checks
the output lock of the 874=8 buffer, if it is locked it sig-
nifies that a serial output is in progress. If the output
lock is not set, EXEC reads the receiving module number of
the next outgoing message and places the corresponding SBC
number in the lock. If the message is bound for a remote
location, EXEC sets an internal flag in the 8748 to signal
the serial message handler that a message is waiting to be
sent. If the next message is local, EXEC calls the parallel
message delivery routine. When no more messages can be re-
moved from the 8748 buffer, EXEC checks for incoming mes-
sages in the corporate memory message buffer.
A. PARALLEL MESSAGE HANDLING ROUTINES
Parallel messages are received and delivered by five
routines called by EXEC. Two minor routines, SETLOK and
UNLOCK, lock and unlock the corporate message buffer.
RECEXT receives a message from the corporate buffer.
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This routine is called by EXEC after it has determined that
the next outgoing message in the corporate buffer should be
taken into the serial interface. RECEXT checks the avail-
able room in the 8748 buffer before commencing the data
transfer. If no room is available at a given time, the pro-
cess is aborted. SENDEXT is the message delivery counter-
part to RECEXT. SENDEXT checks the available room in the
corporate buffer before sending a message, and like RECEXT,
aborts the process if insufficient space exists. One addi-
tional routine, SETEXT, sets the EXTMSG register in corpo-
rate memory signaling the next SBC to receive an outgoing
message.
B. SERIAL MESSAGE HANDLING ROUTINES
All serial message handling is interrupt driven.
Received messages cause an interrupt to the message decoder
routine MSGDEC. This routine examines the destination ad-
dress of the message to determine if it is addressed to that
particular terminal. MSGDEC also checks the parity and type
of message based on the sync character. MSGDEC calls the
other serial message handling routines based on its findings.
If the terminal is in a receiving mode, the routine RECMSG
is called to handle the data byte, storing it in the 8748
buffer. If the terminal is in a listening mode, the command
handlers, 3USCMD, REQCMD, and ENDCMD handle the bus grant
command, the reques t-to-send command, and the end-of-mes sage
command. If the terminal is in a bus control mode, the
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received message, regardless of its type, is considered as
an acknowledgement, and is processed by one of the acknowl-
edgement handlers, BUSACK, CLRACK, DATACK, or ENDACK. These
handle the bus grant, the clear-to-send , the data message,
and the end-of-message acknowledgements respectively. At
the conclusion of the interrupt sequence, control is re-
turned to EXEC.
A separate routine, TIMOUT, handles the time out inter-
rupts generated by the internal timer/counter. The timer
is reset each time a message is received and each time a
message is sent. If the terminal is in a bus control mode,
a time out will initiate a repeat of the last message sent.
Terminals which are in a listening mode may also experience
time out interrupts but do not take any action. After a
set number of consecutive time outs without a received mes-
sage, the terminal will restart its initiation procedures,
thus aborting all undelivered messages. The reset operation
will allow the terminals to rapidly resume normal activity
once the fault has been removed.
The RESTRT routine initializes the terminal after power-
up and time out generated resets. RESTRT reads the locations
in corporate memory for the necessary identity information
and local bus roster, clears the internal registers of the
8748 and initializes the pointers for the 8748 buffer memory.
If the terminal is in the initial bus control terminal,
RESTRT initiates the first bus grant command. After
57

completing the restart procedure, the program control is
turned over to EXEC. Details in the individual routines




The system hardware was initially breadboarded and de-
bugged before the wire-wrap boards were constructed. Soft-
ware check-out was delayed until a working board could be
interfaced with the Multibus. The operating software was
written by hand in 8748 assembly language. To facilitate
debugging, the hardware was modified to include 1024 bytes
of on-board read-write memory for program storage. The pro-
gram was loaded into memory by an interconnecting cable to
an SBC 80/20 computer. The 8748 was operated in an external
instruction fetch mode and programs could be modified with-
out erasing and reprogramming the internal EPROM. Using the
same 80/23 interface, the 8748 was single stepped through
the program and addresses were displayed on a CRT terminal.
Contents of the internal registers could be examined only
by modifying the 8748 program to dump their contents into
an external memory board on the Multibus. The external mem-
ory could then be read by the 80/20 monitor.
The SBC 80/20 used for debugging was resident in an
Intel MDS microcomputer system. Programs were stored in MDS
memory and transferred to floppy disk at the end of each
debugging session. Another SBC 80/20 in a separate card
cage was used to enable two serial interface boards to be
connected and debugged simultaneously. Messages were sim-
ulated by loading data into the proper locations of the
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external (corporate) memory. Additional details on debug-




After construction and debugging, the hardware was tested
and was found to function precisely as designed. The soft-
ware took considerably more effort to debug and some minor
difficulties exist in the parallel message handling routines
presented in this thesis. Although the software was not
fully operational, the serial message handling and bus con-
trol techniques were verified and were found to function as
desired.
The software used in the serial interface is determined
by the message handling techniques utilized by the distrib-
uted operating system. As the operating system is changed
the serial interface programs must be modified.
This project should be viewed as a working test bed to
evaluate message handling techniques and distributed oper-
ating systems. Fiber optic components used in the data bus
can also be evaluated under actual operating conditions.
The serial message handling and bus control techniques
used in this system were chosen partially for their ease of
implementation and deserve further study to develop more
efficient routines. The major software limitations were
imposed by the modest program memory of the 8748 computer
chip. Future designs could employ the Intel 8049 chip
to provide twice the program and data memory along with in-
creased operating speed. Different message lengths could be
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used to allow more efficient transfer of data. The software
could allow for changing message formats and the entire
bus control procedure while the system is in operation.
This could be used to advantage in tactical data systems






This section describes in detail the circuit operation
of the serial interface hardware.
A. CLOCK SYNC
1. Theory of Operation
The clock sync circuit keeps the receiver clock in
step with the transmitting clock for proper decoding of the
received data. Manchester coded data always undergoes a
transition in the middle of each tit interval. A logical
one would be high for the first half and low for the second
half. The reverse is true for a logical zero. Decoding the
Manchester signal is accomplished by sampling the incoming
data during the first half bit time.
The basic clock in this system is 12 times the
transmitted bit rate, providing six clocks per half bit
time. For convenience, the basic clock will be referred
to as the 12 MHz clock; normalizing the data rate to 1 Mbit/
sec. With six 12 MHz clocks in the half bit time, the best
place to sample the data is on the rising edge of the third
clock into the interval. However, if the starting point of
the interval can be determined, sampling any time during
the first four clocks is satisfactory.
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This circuit relies on the transitions of the
received data to keep the local clock in sync. Depending
upon the data, transitions occur at least once, and as
often as twice, per bit time. These transitions are used
to reset a divide-by-seven counter. The counter free runs
during times when no transitions are detected. If transi-
tions occur both at the beginning and at the middle of each
bit time, the counter will be reset every six clocks and
never reach its terminal count. If transitions occur only
once per bit time, the counter is reset every 12 clocks,
overflowing after seven clocks and being reset during the
fifth count after overflow.
Forcing the counter to divide by seven insures that
the receiver clock will always lag behind the transmitting
clock. In this way the receiver can never generate an extra
clock. During the sync characters, the divide-by-seven
counter may overflow three times before being reset by a
transition. The worst case is a command sync character
followed by a one in the data. Here the received signal
is high for two full bit times or twenty-four 12 MHz clocks.
The divide-by-seven counter is reset at the beginning and
overflows three times after 21 clocks. The counter is re-
set in the middle of the first data bit after counting
three times since the third overflow. The resultant clocks
are spaced at irregular intervals: 7, 7, 7, and 3, but the





Transitions are detected by a transition finder
composed of a 74LS175 flip flop, B9, and a 74S00 NAND gate,
110. The incoming data, FDATA, is shifted through the first
two stages of B9 and the NAND gates form an ezclusive-or
gate to detect the transitions. The output of this circuit
is an active high pulse lasting one 12 MHz clock and occur-
ring immediately after the rising or falling edge of the
data. The output of the second stage of B9, GDATA, is the
data input to the sync detector. Figure 16 shows the clock
sync schematic.
The 12 MHz clock is divided by a 74LS161 presettable
counter B12. This counter can be preset to any value and
activates a terminal count (TC) output upon reaching a value
of 15. The counter division ratio is controlled by the
transmit mode control, loading the counter with ten to divide
by sii during transmit, and loading nine to divide by seven
during receive. The counter is reset by either the terminal
count output or by the output pulse of the transition finder.
The output of the clock sync is a 2 MHz clock which is de-
rived from the logical or'ing of the two counter load pulses.
The NAND gates of 311 perform this operation in addition to
locking out the transition pulse during transmit. The out-
put of the clock sync is reclocked with the 12 MHz clock to
prevent clock skew from gate delays. Due to the number of
gate delays in the counter reset path, gates B10 and 311
65

are Schottky TTL to allow reliable operation with the low


































































The sync detector determines the precise instant at
which the decoding process is started. This circuit uti-
lizes a matched filter composed of an eight bit shift reg-
ister and three eight input NAND gates. The inputs of the
gates are connected to the appropriate outputs of the shift
register to respond to the desired hit pattern. The shift
register is clocked by the 2 MHz clock from the clock sync,
SYCLK. Different sync characters for data and command mes-
sages are used in this system. The first half of the
command sync is not transmitted.
Detecting the sync characters reduces to recognizing
the pattern in the shift register. A data sync is detected
by a high level for three half bit times followed by a low
for three half bit times, corresponding to a pattern of
111000 in the shift register. Command sync detection in-
volves the sense of the first data bit in the message.
If the leading bit is one, the command sync is recognized
by a high level for four half bit times, or a pattern of
1111. If the first bit is a zero, the pattern becomes
1110. To separate this last case from the data sync, the
next half bit time is also detected, making the command
sync patterns 11110 and 11101. A leading zero is added
to the two patterns above to keep the 11110 pattern from
being decoded as a 11101 after one shift. This makes the
command sync patterns 011110 and 011101.
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Since the data sync begins before the command sync, the
data sync gate is shifted down the register by two taps.
The data going into the receiver is tapped from the shift
register adding delay to the data to compensate for the de-
lay involved in the sync detector output. The sync detector
schematic is shown in figure 18.
Flip flops A9 and A10 are 74LS175 flip flops wired as
shift registers. The decoding gates are 74LS30's All, A12,
and A13. The outputs of the eight input gates are or'ed in
a four input 74LS20 to form a single load pulse output to
the controller. The output of the data sync gate A13 is in-
verted and passed on to the controller to load the proper
program for decoding the particular sync type. Gate B14
performs this inversion in addition to allowing the CPU to
select the desired sync pattern during transmit.
The signal out of gate A14, PGCLR/, is reclocked to
remove any gating glitches and is used to reset the parity
counters in both the transmitter and receiver. The load
pulse to the controller, CLOAD/, is not delayed in order
that the data sync/command sync information, SYMOD, from
gate B14 is valid at the time the controller is loaded.
Glitches on CLOAD/ are not a problem since the load opera-
tion is synchronous with the 2 MHz clock.
Flip flop 313, a 74LS74, detects the falling edge of the
CPU send request, SSREQ/, and generates a pulse to load the
controller during transmit. Flip flop A15 is set when en-
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tering the transmit mode and cleared when the transmission
is completed. The output of this flip flop, TMODE, locks
the sync detector during transmit to prevent the received
echo from reloading the controller. An additional lockout
input, MSGRY/, comes from the CPU which prevents a message
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The controller is a programmable sequencer which replaces
a great deal of random logic to generate the control signals
needed by the receiver and transmitter. The controller,
shown in figure 23, consists of a pair of 74LS161 counters
(A16 and A17), a 2708 EPROM (B18), and a pair of 74LS175
flip flops (B16 and B17)
.
The desired control signals are programmed into the
memory and the counters are loaded to the starting address
of the program. Programs are written for transmit and re-
ceive sequences for both command and data messages. The
counters increment the ROM address once each 2 MHz clock
and count until the stop bit out of the ROM goes high.
The counters stay at this address until they are reset.
The ROM provides signals for the receiver shift register
clock (RSCLK), the transmitter shift register clock (TSCLK),
and the encoder. The encoder control signals are the en-
coder clock (ENCOD), the parity gate (PGATE), the word gate
(WGATE), and the sync gate (SGATE/). The ROM outputs are
clocked through flip flops B16 and B17 to eliminate glitches
on the control lines and to provide true and inverted sig-
nals. During receive, RSYNC indicates the sync type of the
received message.
In the initial hardware, the EPROM was programmed for 16
bit messages. Using a IK memory, four complete sets of trans-
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mit and receive programs for both sync patterns can be stored,
This allows 64 addresses for each of the 16 individual rou-
tines. The receive sequence for a command message begins at
ROM address 000 (hex) and begins at 03F for a data message.
Transmit sequences begin at 080 for command messages and 0C0
for data messages. Additional program sets would begin at
100, 200, and 300 (hex). If 32 bit words are desired, 128
ROM addresses per program are required, limiting the system
to a maximum of two sets of programs. The controller program
used in the initial design is shown in table 1.
The circuitry can be easily modified to accommodate a
2716 type 2£ EPROM which will allow up to four sets of 32 bit
programs to be stored. To modify the controller, remove
the +12 and -5 volt supply from the 2728. Connect FMAT1 to
the A10 input and connect FMAT0 to the A9 input of the 2716.
Move TMODE from pin 6 of A17 to pin 23 of the 2716. Sround
pin 5 of A17 and connect SYMOD to pin 6 of A17. Finally,
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Table 1: Serial Interf ace Contro Her ROM Program
ROM Address Receive Receive Transmit Transmit
(hex) Command Data Command Data
00 7E 7E 3F 3F
01 ?F 7F 3F 3F
02 7E 7E 3F 3F
03 7F 7F 53 7F
04 7E 7E 5F 7F
05 7F 7F 53 7F
06 7E 7E 5F 53
07 7F 7F 53 5F
08 7E 7E 5F 53
09 7F 7F 52 5F
0A 7E 7E 5F 53
0B 7F 7F 52 5F
0C 7E 7E 5F 52
0D 7F 7F 52 5F
0E 7E 7E 5F 52
0F 7F 7F 52 5F
10 7E 7E 5F 52
11 7F 7F 52 5F
12 7E 7E 5F 52
13 7F 7F 52 5F
14 7E 7E 5F 52
15 7F 7F 52 5F
16 7E 7E 5F 52
17 7F 7F 52 5F
18 7E 7E 5F 52
19 7F 7F 52 5F
1A 7E 7E 5F 52
13 7F 7F 52 5F
1C 7E 7E 5F 52
ID 7F 7F 52 5F
IE 7E 7E 5F 52
IF 7F 7F 52 5F
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BLE 1: Serial Interface controller ROM Program ( Cont'd)
ROM Address Receive Receive Transmit Transmit
(hex) Command Data Command Data
20 7E 7E 5F 52
21 7F 7F 52 5F
22 7D 7D 4F 52
23 77 7F 46 5F
24 7F 7F 5F 52
25 7F 7F 7E 4F
26 7F 7F 7F 46
27 FI FF 7E 5F
28 FF FF 7F 7E
29 FF FF 7E 7F
2A FF FF 7F 7E
2B FF FF 7D 7F
2C FF FF 7F 7E
2D FF FF 7F 7F
2E FF FF 7F 7D
2F FF FF 7F 7F
30 FF FF FF 7F
31 FF FF FF 7F
32 FF FF FF 7F




The transmitter consists of the parallel-to-serial shift
register, the transmitter parity generator, and the encoder.
The shift register is composed of 74LS165 eight bit shift
registers, C13 through C16. Data is recirculated in the
shift register to provide an automatic reload of the pre-
vious message. The shift registers are loaded by the CPU by
applying a low level to the load controls, STBLO/ through
STBL3/. The transmitter receives 16 clocks (TSCLK) from
the controller. In the basic 16 bit configuration, only
C15 and C16 are used. To expand to 32 bits/word, addi-
tional 74L5165's need to be installed in C14 and C13.
The sockets for these additional shift registers are pro-
vided and are prewired.
The encoder generates the Manchester code from the NRZ
data out of the parallel-to-serial shift register. It has
provisions for generating the non-Manchester sync characters
in addition to inserting the parity bit at the end of the
data. NAND gates C18, C19 and flip flop D19 form the en-
coder. The gates form a multiplexer to select the flip flop
input from the data, parity bit and control signals.
To generate the sync character, both the word gate and
the parity gate control lines are held low, forcing the out-
put of the associated gates high. The flip flop output is
forced high by applying the active low sync gate to the
second half of gate C19. The sync gate is applied for three
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2 MHz clock periods, corresponding to one and a half bit
times.
The data is sent by removing the sync gate and enabling
the word gate while holding the parity gate low. This en- •
ables the top gate of CIS and the first half of C19. The
encoder clock:, a 1 MHz square wave is now applied to the en-
coder. When the encoder clock; is high, data present on the
output of the shift register is passed to the flip flop in-
put, generating the first half of the Manchester bit. When
the clock goes low, the inverse of the last data output is
applied to the flip flop and the bit is completed. This pro-
cess repeats 16 times.
At the end of the data word, the word gate is removed and
the parity gate is applied to the encoder. This switches the
flip flop input from the shift register to the parity gener-
ator output. The parity bit is added to the message by the
same process used for the previous 16 bits. At the end of
this last bit interval, all control signals are removed, the
flip flop output returns low, and the message is completed.
The parity generator, C17, is a 74L3161 counter connected
to the output of the parallel-to-serial shift register. The
counter is cleared before each transmission by PGCLit/ from
the sync detector. The asynchronous clear input is used in
lieu of the load control because no clock is available at the
time the counter is cleared. The parity generator receives
the same clock as the shift register.
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At the end of the sixteenth clock, the LSB of the counter
specifies the parity bit to be sent during the next bit time.
The counter output can be inverted by a 74LS86 exclusive-or
gate to provide even or odd parity. Parity is taken over the
entire 17 bit message. If odd parity is selected, the total
number of ones in the 17 bits must be odd. If the LSB of
the counter is zero, signifying that the 16 data bits had an
even number of ones, the LSB is inverted and added as a par-
ity bit so that the total is odd. If the counter output had
been a one, the 16 bits already had an odd number of ones
and no additional one is required in the parity bit. The re-
verse is true for even parity? the LSB of the parity generator
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The receiver is the serial-to-parallel counterpart of
the transmitter and consists of a shift register and a par-
ity counter. The shift register is composed of eight bit
74LS164's, and sockets are provided to accommodate 32 bit
word lengths.
Due to the limited number of control signals available
from the controller, the shift register and parity counter
are activated by the same shift clock: (RSCLK). Since the
counter must receive 17 clocks to compute the parity of the
entire message, the shift register receives one extra clock.
This is compensated by delaying the shift register data
(RDATA) by two 2 MHz clocks, or one bit time, with respect
to the parity counter input (PDATA). The first bit into
the receiver shift register is actually the tail end of the
sync character, but after 17 clocks, the shift register con-
tains the proper data.
The parity counter, D17, is cleared at the start of each
received message by PSCLR/. At the end of the receive se-
quence, the parity check is made available to the CPU and
the receiver interrupt flip flop is set by PARCK. The out-
put cf the counter is passed through an eiclusive-or gate,
D18, to allow selection of even or odd parity by the CPU
control ODPAR. If no detectable errors occurred, the sig-
nal to the CPU is low.
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The outputs of the shift registers are connected to
the CPU data bus via four 74LS253 tri-state dual four input
multiplexers, E13 through E16. The tri-state feature allows
the outputs to be connected directly to the bus. The re-
ceived bytes are read by selecting the desired data byte
through the multiplexer select inputs ( MUXS0 and MUXS1) and
applying an active low output enable (MUXEN/). The use of
tri-state shift registers would have reduced the parts count
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The Multibus interface provides the latches, drivers,
and bus controller needed to communicate with peripherals
via the parallel bus. Address bits and output data are
latched in three 8212 tri-state latches, E8 through E10.
These latches provide the necessary drive capability for
the bus and reduce the package count of this circuit.
The latches are non-inverting, hence the data and address
must be complemented by the CPU before any transaction.
Memory read operations use a pair of 8098 tri-state drivers
(E6 and E7) connected across the data output latch. Since
these devices are inverting, no inversion is required in
the CPU. Room is available on the serial interface board
for additional latches and drivers to adapt the board to a
16 bit data bus, although no circuitry is provided.
The Multibus controller is a minimal bus controller
requiring CPU interaction to function. The parallel bus
controller can only communicate with external memory and
no single master facilities, such as bus clock or initial-
ization signal, are provided. Since at least one board on
the parallel bus will have these facilities, their dupli-
cation in the serial interface hardware was not necessary.
The parallel exchange begins with a CPU request, PTREQ/.
This active low signal is applied to the bus request (BREQ/)
and the bus priority output (BPRO/) lines after the next bus
clock (3CLK/). The bus request line is used in a parallel
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priority resolution scheme, such as a priority encoder,
while the bus priority out is used in a serial bus priority
system. The bus arbitration logic is located on a monitor
board in the MDS system.
When a board's bus priority input (BPRN/) goes active
and after the current user has released the bus busy (BUSY/)
line, the controller sets flip flop C2 to place it in the
bus control mode. One bus clock after the flip flop was
set, the BUSY/ line is pulled low and the address and data
drivers are turned on by PADEN/ and PWDEN/. After another
bus clock, the read or write command (MRDC/ or MWTC/) is
issued in accordance with the sense of the CPU read/write
select lines RDWTS and the transfer begins. The CPU waits
until the transfer acknowledge (XACK/) is received from the
external device before ending the transaction. In the case
of a memory read, the data input drivers are enabled oy
FRDEN/ and the CPU reads the data.
The transaction ends when the CPU removes the transfer
request signal. The read or write command is removed first,
followed one bus clock later by the removal of the address,
















































































































































































































































• The serial interface board utilizes the Intel 8748
single chip computer as its central processor. This chip
contains 64 bytes of internal read/write memory and IK bytes
of electrically programmable/UV erasable read only memory.
The 8748 supports 27 input/output lines consisting of tvo
eight bit ports, an eight bit data bus port, two test inputs
and an external interrupt input. The chip includes an in-
ternal timer/counter and includes facilities for external
instruction fetches and single stepping. For additional
information on the 8748 the reader is referred to the MCS-
48 Users Manual.
The CPU group is composed of the 8748 single chip
computer and its associated latches, decoders, and gates.
The 8748 derives its clock from the constant clock (CCLK/)
provided by the Intel Multibus. This 9.2 MHz clock is di-
vided by flip flop C2 to run the CPU at a nominal 4.6 MHz.
The 8748 RESET line is connected to the Multibus initiali-
zation signal (INIT/) to provide power up reset.
The T0 test input is connected to the Multibus XACK/
line and is used to tell the CPU when the parallel bus
transaction is completed. The Tl input comes from the con-
troller CBUSY/ line in the serial hardware and can be used
for a similar purpose but is not utilized in the initial
software. The interrupt input comes from the flip flop
D19 and informs the CPU that a message has arrived.
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All lines of port 1 are dedicated to control functions
on the serial interface board. These lines are all outputs.
Two inputs to port 2 inform the CPU of the sync type of the
received message (RSYNC) and the results of the parity check
(PAROK/). Four other lines are wired to a switch register
for manual inputs but are not used in the initial software.
During operations with external memory and during the single
step mode, the lower four lines of port 2 contain the upper'
four bits of the internal twelve bit program counter. The
bus port is operated as a true dibirectional data port with
external bus drivers (D5 through D7) to increase the drive
capability. All data into and out of the 874S passses
through this port.
External latches are addressed by the MOVX instruction
in the 8748. During this operation, an eight bit address is
issued in advance of the data on the bus port. An address
latch enable (ALE) pulse latches the address into an external
register (B5 and B6 ) . The lower four address bits are de-
coded by C6 and used as load controls for the transmitter
shift registers and parallel bus latches. The only external
data inputs to the CPU come from the receiver multiplexers
and the parallel bus data input buffer. These are selected
by bit 3 of the address register and enabled by the CPU read
strobe. The receiver multiplexers receive address bits




An external IK by 8 bit program memory ( B3 and B4)
is provided for debugging purposes. The ten bit address
for the memory is supplied by eight bits from the address
latch and two bits from port 2. The memory data output is
applied directly to the CPU data bus port, bypassing the bus
drivers. The memory chip select is provided by the 8748
PSEN signal.
The external memory is loaded through a sixteen pin con-
nector, B2, and an interface cable to an SBC 80/20 computer.
The eight data lines are multiplexed with the ten address
lines. An external address latch enable, write enable, and
chip select are also supplied through the cable.
A sv/itch register on the serial interface board selects
the load/run mode for the memory. In the load position, the
chip select input is removed from the 8748 PSEN line and
applied to the external chip select. The address register
clock input is switched from the CPU to the external ALE.
The processor is forced into reset and the external access
mode is disabled allowing the data bus to float. The address
and data are applied to the bus port and lower two bits of
port 2, loading the program into memory. In the run position,
the chip select and address latch control are returned to the
CPU, the external address and data drivers are turned off,
and the 8748 resumes control of the data bus.
The 8748 supports a single step mode of operation and
the necessary external circuitry is provided on the serial
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interface "board. Flip flop B7 single steps the processor by-
allowing one ALE pulse before stopping the processor. In
the halted state, the contents of the program counter are
made available on the bus port and the lower four bits of
port 2. These lines are read by the SBC 80/20 through the
interface cable and displayed on a CRT terminal. With the
debugging program written for the 80/20, depressing any key
on the terminal will advance the 8748 to the next address.
Pressing the BREAK key will step the 8748 through its program
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A. TIME OUT INTERRUPT HANDLER - TIMOUT
This routine services the time out interrupts generated
by the time/counter. The accumulator is saved on the stack
and the register bank is switched to preserve the state of
the machine. If the terminal is in state 1300, waiting for
a clear-to-send acknowledge, the terminal assumes the mes-
sage can not he sent and switches to state 1011 to relin-
quish the bus. If the terminal is in one of the other bus
control states, state 1XXX, the error counter is decremented
and the last' message is repeated. If the terminal is in a
listener state, 0XXX, the only action taken is to decrement
the error counter. The error counter is reloaded each time
a message is received from the bus. When the error counter
reaches zero, the routine vectors to address 000 and the
restart routine is entered. In the present configuration,
the time out interval in 10msec. and 16 consecutive time
outs cause a restart.
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Figure 36: Time Out Routine Flow Chart
Time Out Interrupt
Is Terminal in State 1000?
Tes No
Switch, to State 1011 Decrement Time Out
Counter
Send Bus Grant Command
To Next Terminal
Does Counter = 0?
No Yes







B. RESTART ROUTINE - RESTRT
This routine initializes the S748's internal registers
and flags on power up and after timeout restarts. The stack
pointer is zero'ed on power up but a separate instruction is
included to zero the stack: pointer after time out generated
restarts. The terminal state is set to 0000. The restart
routine reads the terminal initialization information from
the corporate memory. This consists of the bus format, an
identification byte, and the bus roster. The bus format spec-
ifies one of four possible message formats and selects even
or odd parity. The message format is carried in bits 6 and
7, the parity selection is done by bit 5. The lower four
bits of the identification byte determine the terminal's
identification number and the upper four bits specify the
next terminal to receive bus control. The identification
byte is used as a command message header for bus grant
commands. The bus roster is an eight bit quantity that spec-
ifies which computers reside on the parallel bus. Each tit
represents a possible SBC number one through eight. A one
in any bit position signifies that computer is on the bus.
With this configuration, the total number of computers in
the system is limited to eight. A second register could be
used for SBC's nine through 16 but additions to the 8748
software would be required.
If the terminal has been assigned identification number
one, it assumes initial bus control duties, switching to
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state 1011 and issuing a bus grant command to the terminal
indicated by the upper four bits of the identification byte
After completing the restart procedures, control is turned
over to the executive program EXEC.
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Figure 37: Restart Routine Flow Chart
Power Up Interrupt
Initialize Control Ports
Clear Input & Output Locks
Initialize Pointers
Set Mode = 000d
Read Identification Byte,
Read Bus Format and j
Bus Roster from
Common Memory












C. EXECUTIVE ROUTINE - EXEC
The executive is a continual loop of fetching and
delivering messages in corporate memory. Messages leaving
the 8748 buffer receive priority to keep the buffer as empty
as possible.
EXEC first checks the output lock of the 8748. A locked
output buffer implies a serial output is in progress and no
messages can be removed. If the output lock is zero, EXEC
reads the receiving module number (RMN) of the next message
and calculates the destination SEC number. If the message
is bound for a remote computer, internal flag 1 is set to
signal the serial message handling routines, and EXEC jumps
to the input check. Local bound messages are delivered by
SENDEXT, a routine called by EXEC. The corporate buffer is
locked by the routine SETLGK and after the transfer, un-
locked by UNLOCK. After delivering a parallel message,
EXEC returns to the output check to try to remove another
message from the 8748.
After all possible messages have been removed, EXEC looks
for incoming messages in the corporate buffer. The 8748 in-
put buffer is checked to see if a serial input is already in
progress. If the buffer is zero, EXEC reads the EXTMSG reg-
ister in corporate memory. If the next outgoing message in
corporate memory is addressed to a computer not on the bus,
EXEC calls RECEXT to move the message into the 8746 buffer.
no

At the end of this transaction, EXEC jumps to the output
check to try to remove another message from the 8748 buffer.
External interrupts are disabled during the periods when
EXEC is examining the input and output locks. This prevents
a received message from locking the buffer after EXEC found
it to be unlocked and began a parallel transaction. Time out
interrupts do not affect an/ vital registers and may occur
at any time during the program.
Ill

Figure 38: Executive Routine Flow Chart
Executive Output Check






























Is Input Buffer Locked?
Yes No
1








Jump to Output Check
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D. PARALLEL MESSAGE RECEIVE ROUTINE - RECEXT
The routine is called by EXEC to transfer a message in
corporate memory to the 8748 buffer, RECEXT reads the
EXTMSGOUT pointer in memory to find the starting address
of the next outgoing message. If EXTMSGOUT is found equal
to EXTMSGLAST, the next message lies at the bottom of the
buffer and EXTMSGOUT is set to zero. The length of the
message is found by reading the fourth byte of the message.
The room available in the 8748 buffer is calculated using
the 8748 input and output pointers. If the output pointer
is above the input pointer, the empty buffer lies between
the two pointers and the available room is the difference
in the two pointers. If the reverse is true, the empty
buffer lies above the input pointer and below the output
pointer. The available room is computed by subtracting
the difference in the two pointers from the size of the
buffer. If the length of the message is less than the
available room, the message is tansferred, otherwise the
procedure is terminated.
The message is transferred one byte at a time. The 6743
input pointer and the corporate output pointer are incre-
mented with each byte transferred. If the 8748 input pointer
reaches 64, the top of the buffer, the pointer is reset to
32, the bottom of the buffer. The length of the message is
loaded into the input counter register in the 8748 and
114

decremented with each byte transferred. When the input
counter reaches zero, the transfer is complete.
Before leaving this routine, the output pointer in common
memory is updated and the number of messages in the buffer,
NUMEXTMSG- is decremented. If the number of messages remaining
is not zero, RECEXT calls SETEXT to compute the SBC number of
the next message and load it into EXTMSG-. The 8748 message




Figure 39: Parallel Message Receive Routine Flow Chart
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E. PARALLEL MESSAGE SEND ROUTINE - SENDEXT
This routine is called "by EXEC to deliver a message to
the corporate buffer. SENDEXT first checks the available
room in the corporate buffer. The input pointer, EXTMSGIN,
the output pointer, EXTMSGOUT, and the number of messages in
the buffer, NUMEXTMSG, are used in the room calculation.
If the number of messages is not zero and the input and out-
put pointers are equal, the buffer has overflowed and no
message can be delivered. If the input pointer is above the
output pointer, SENDEXT tries to fit the message into the re-
maining room at the top of the buffer. If insufficient room
exists, SENDEXT sets the input pointer to zero and tries to
fit the message into the bottom of the buffer. If the input
pointer is below the output pointer, the empty buffer lies
between the two pointers. If the message does not fit into
the buffer, the process is aborted and control returned to
EXEC. If sufficient room exists, the data is transferred.
The message transfer follows the technique used in
RECEXT. The length of the message is read from the fourth
byte and loaded into the output counter. The 8745 output
pointer and the corporate buffer input pointer are incre-
mented and the output counter decremented after each byte
is moved. Following the transfer, the memory pointers are
updated and the message counts adjusted. The 8748 output
lock" is cleared and control returns to EXEC.
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Figure 4=0 : Parallel Message Send Routine Flow Chart
Read EXTMSGIN.EXTMSGOUT
& NUMEXTMSG
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F. PARALLEL UTILITY ROUTINES: UNLOCK, SETLOK, AND SETEXT
These routines are called by SENDEXT and RECEXT.
UNLOCK merely clears the EXTMSGLQCK register in corporate
memory. SETLOCK locks the buffer by reading and rereading
the lock until the current user has released it. The de-
sired SBC number is then written into the lock. EXTMSGLOCK
is then read to make certain that another computer did not
already achieve lock.
SETEXT determines the next SBC number to be loaded into
EXTMSG. If the buffer is empty, NUMEXTMSG = 0, EXTMSG is
cleared. If the buffer still contains messages, the re-
ceiver module number is read from the fourth message byte,
divided by eight and incremented to find the SBC number.
This value is then written into EXTMSG.
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Figure 41: Set EXTMSG- Routine Flow Chart

















Figure 42: Message Buffer Lock Routine Flow Chart
Read EXTMSGLOCK
Is Buffer Locked ?
Yes No
Write SBC Number into Lock
Read EXTMSGLOCK







G. SERIAL UTILITY ROUTINES: SENDDO, SENDCO, SENDCI, SENDCN
These routines are called by the serial message handler
to send a message on the serial bus. SENDDO is used to send
data messages to another terminal. The header for the mes-
sage is obtained from the 8748 output lock: and contains the
destination SBC in the upper four bits and the source SBC
in the lower four bits. SENDCO is similar to SENDDO but is
used to send a command message to the SBC specified by the
output lock. This routine is used to send request-to-send
and end-of-message commands. SENDCI sends a command to the
SBC number specified by swapping the nibbles of the 8748
input lock and is used to send acknowledgements for clear-
to-send t end-of-message, and data messages. SENDCN is used
to send a bus grant to the next terminal to receive bus
control. SENDCN gets the message header from the identifi-
cation byte stared in the 8748.
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H. SERIAL DATA MESSAGE RECEIVE ROUTINE - RECMSG
RECMSG checks the terminal state for the message receive
mode, 1000, and checks the message source against the SBC
number in the input lock. If both agree, the message is
assumed correct and the data byte is loaded into the 8748
buffer at the current position of the input pointer. The
input pointer is incremented and checked for overflow.
A data acknowledgement is issued and control is passed to




Figure 43: Serial Data Message Receive Routine Flow Chart
Is Terminal in Mode 0031?
No Yes





Is Pointer > 64
No Yes
Pointer = 32





I. SERIAL MESSAGE DECODER ROUTINE - MSGDEC
This routine services the external interrupt caused by
the reception of a serial message. In response to the inter-
rupt, MSGDEC switches register banks and pops the accumulator
on the stack:. If the terminal is in a bus control mode,
state 1XXX, the received message is considered an acknow-
ledgement of the last command regardless of its content.
Based on the state of the terminal, the proper command
acknowledge routine is called. If the terminal is in a
listener mode, state 3XXX, the message is scrutinized for
destination address, parity error, and sync type. If the
message is addressed to another terminal or if a parity
error is detected, the interrupt routine is terminated.
If the message is a data message, the program jumps to
RECMSG. Command messages are handled by using the lover
three bits of the data byte to perform an indirect jump
to one of eight possible command handling routines.
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1000 Jump to CLRACK
1001 Jump to DATACK
1013 Jump to ENDACK




Jump RECMSG Decode Command
000 Jump to REQCMD
001 Jump to ENDCMD
010 Jump to BUSCMD
011 Jump to RETURN
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J. REQUEST-TO-SEND COMMAND SERVICE ROUTINE - REQCMD
This routine processes the request-to-send command and
issues a clear-to-send acknowledgement if room is available
for the message. If the terminal is not in state 0000, the
command is rejected and the interrupt sequence terminated.
If the input lock is clear, the requesting SBC number is
loaded into the lock. If the lock is already set, the SBC
number is compared against the lock to see if the lock was
set by an earlier request from the same terminal. If the
lock is already set and not equal to the requesting SBC
number, a parallel output is in progress and the serial
message can not be accommodated.
The high five bits of the request-to-send command carry
all but the LSB of the message length. The message length
is found by masking off the lower three command bits and
shifting the remaining five bits to the right twice. This
is then compared with the available room in the 3748 buffer,
If sufficient room exists, the clear-to-send acknowledge-




?igure 45: Request-to-Send Command Service Routine Flow Chart
Is Terminal in State 0000?
No Yes
Is Input Lock Clear?
No Yes
Does SBC# = Lock? Load SBC# into Lock
No Yes/






£. END-OF-MESSA£E COMMAND SERVICE ROUTINE - ENDCMD
This routine is called from MSG-DEC and services an end-
of-message command. The message validity is tested by
checking the terminal state for 0001 and comparing the SBC
number of the sender against the input lock. Discrepancies
cause the routine to be ended without changes to the 8748.
If no further errors are detected, the 8748 input lock is
cleared, the number of messages incremented, and the ter-
minal state returned to 0000. A message is sent to the




Figure 46: End-of-Message Command Service Routine Flow Chart












Increment Number of Msg.
1 •







L. BUS GRANT COMMAND SERVICE ROUTINE - BUSCMD
This routine handles the bus grant command. The ter-
minal must he in state 0000 to accept the bus grant command.
Internal flag indicates a message is waiting to he sent.
If the flag is not set, the terminal switches to mode 1011
and issues a bus grant to the next station. If a message
is waiting to be sent, the terminal computes the message




Figure 47: Bus Grant Command Service Routine Flow Chart




Is Flag 1 Set?
No Yes
Switch to State 1011 Compute Message Length
Send Bus Grant to
Next Terminal
Send Request-to-Send




M. ACKNOWLEDGEMENT ROUTINES: CLRACK, DATACK, ENDACK, BUSACK
CLRACK handles a clear-to-send acknowledgement by switch-
ing the terminal state to 1001 and jumping to the DATACK
routine to send the first data message.
DATACK checks for the end of the message before issuing
the next data message. If no more bytes remain to be sent,
the terminal state is switched to 1010 and an end-of-message
command is issued. If more data is waiting to be sent, the
next byte is fetched from the S74S buffer and sent to the
previous terminal via the SENDDP routine. The 8748 output
pointer is checked for overflow and reset if necessary.
ENDACK clears the output lock and decrements the number
of messages in the 8748. The terminal mode is switched to
1011 and a bus grant command is issued to the next terminal
by SENDCN.
BUSACK switches the terminal mode to 0000 and returns
to MSGDEC to decode the full message. This is done to han-
dle a two terminal bus where bus commands are exchanged
continuously bevteen the two terminals. In this case the
bus grant acknowledgement consists of a bus grant command
and needs to be decoded as a command.
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Figure 48: Clear-to-Send Acknowledgement fioutine Flow Chart
Switch to State 1001
Jump to DATACK to Send First
Data Byte
Figure 49: End-of-Message Acknowledgement Routine Flow Chart
Clear 8746 Output Lock
Decrement Number of Msg
Switch to State 1011
Send Bus Grant Command
to Next Terminal
Figure 53: Bus Grant Acknowledgement Routine Flow Chart
Switch to State 0000




Figure 51: Data Message Acknowledgement Routine Flow Chart
Any More Message Bytes Left?
No Yes












N. INTERRUPT RETURN ROUTINE - RETURN
This routine cleans up after each time out or received
message generated interrupt. The time out counter is re-
loaded and the accumulator is retrieved from memory. The
routine may be entered in one of two places: at the be-
ginning to reload the error counter, or after the reload
instruction to leave the error counter unchanged. The
latter case is used only on return from a time out inter-
rupt when the number of consecutive time outs is accumu-
lated. Received message interrupts reset the error counter




Figure 52: Interrupt Return Routine Flow Chart










Table 2: Serial Bus Terminal States
State Terminal Function
0000 Waiting for a serial message







1000 Bus controller requesting transfer
1001 Sending data message
1010 Ending a serial transfer





































External buffer lock mechanism:
=0 if butter is unlocked else
= SBC# of current user
Indicates a message is waiting
=0 if buffer is empty; else =
SBC# to receive next message
Input pointer for incoming
messages points to next address
to be filled; pointer is rela-
tive to bottom of buffer
Output pointer for outgoing
messages similar to EXTMSGIN
Number of messages in the
buffer
Indicates an outgoing message
is the last one on the top of
the stack by setting EXTMS-
GLAST = EXTMSGOUT
248 bytes of message buffer
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Table 5: CPU Control Lines
Port #1 Control Bits
Bit Function Polarity
7 Msg Format 1 Normally Low
6 Msg Format Normally Low
5 Parity Select l=Even, 0=Odd Parity
4= Sync Type (Out) l=Cmd, 0=Data
3 Send Request Active Low
2 Reciever Ack Active High
1 Read/Write l=Read, 0=Write
Bus Request Active Low
Port #2 Control Bits
Bit Function Polarity
7 Parity Error Active High





1 Addr Bit 9 Used For Single-
Addr Bit 8 Step Diagnostics
Test Inputs
Bit Function Polarity
Tl Par. Bus Ack: Active High
T0 Send Ack Active High
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Table 6: CPU Latch Controls


















Read Serial Byte 1
Read Serial Byte 2




Load Serial Byte 1
Load Serial Byte 2
Load Serial Byte 3
Load Parallel Data
Not Used**
Load Parallel Addr H
Load Parallel Addr L
Not Used
** Reserved for 16 bit data bus expansion
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NAME LENGTH START ADDR END ADDR
TIMOUT 34 007 027
RESTRT 64 029 068
EXEC 123 069 0E5
RECEXT 144 0E6 175
SENDEXT 150 180 215
UNLOCK 9 217 21!
SETLOK 30 220 23 D
SETEXT 25 240 258
WR ITE 20 274 287
READ 19 288 29A
SENDDO 7 29D 2A3
SENDCO 7 2A4 2AA
SENDCI 8 2AB 2B2
SENDCN 16 2B3 2C2
RECMSG 30 2C4 2E1
MSGDEC 75 2E6 32F
REQCMD 50 339 36A
ENDCMD 27 36D 387
BUSCMD 28 389 3A4
CLRACK 4 3A9 3AC
DATACK 28 3AE 3C9
ENDACK 18 3CA 3DB
BUSACK 4 3DC 3DE





TIMOUT 007 65 STOP TIMER TIMER INTERRUPT
008 D5 SEL RBI
009 B8 10 MOV R0',#10 PUSH A
00B A0 MOV GR0',A
00C FB MOV A,R3' SET MODE
00D 03 F8 ADD A,#F8 TEST FOR MODE=1000
00? 96 19 JNZ TOUT1
011 BB 0B MOV R3,#0B SWITCH TO MODE 1011
013 B9 02 MOV Rl',#02 BUS GRANT COMMAND
015 54 B3 CALL SENDCN SEND TO NEXT TERM
017 64 E0 JMP RETURN WITH RELOAD
TOUT1 019 18 INC R0'
01A F0 MOV A,GR0' GET T/O COUNTER
31B 07 DCR A
01G A0 MOV @R0',A RESTORE
01D C6 00 JZ RESTART
01? FB MOV A,R3' GET MODE AGAIN
020 37 CPL A
021 72 27 JB3 T0UT2 JUMP IF MODE=0XXX
023 99 F7 ANL P1#F7 REPEAT LAST MSG
025 89 08 ORL Pl#08




RESET 000 04 29 JMP RESTRT POWER UP RESET
RESTRT 029 15 DIS I
02A 35 DIS TCNTI
02B 23 00 MOV A, #00 ZERO STACK PTR
02D D7 MOV PSW r A
02E B9 0E MOV R1,#0E CLEAR REGISTERS
030 B8 12 MOV R0,#12 12 THROUGH IE
RST1 032 B0 00 MOV @R0,#00
034 18 INC R0
035 E9 32 DJNZ Rl RST1
037 23 A4 MOV A,#A4 RELOAD TIMER
039 62 MOV T,A
03A B8 11 MOV R0,#11 RELOAD SRROR CNTR
03C B0 0E MOV QR0,#0F
03E D5 SEL RBI
03E BC 20 MOV R4',#20 IN IT POINTERS
041 BE 20 MOV R6',#20
043 G5 SEL RB0
REREAD 044 BE E0 MOV R7 f #F0 SET UP ADDR EOR BUS
046 BE 00 MOV R6,#00 STATUS BYTE
048 54 88 CALL READ READ FORMAT
04A 43 IB ORL A,#1B OUTPUT TO
04 C 39 OUTL PI,
A
CONTROL PORT
04D IE INC R6
04E 54 88 CALL READ READ ID BYTE P001
050 B8 15 MOV R0,#15




053 IE INC R6
054 54 88 CALL READ READ ROSTER
056 C6 44 JZ REREAD IE NO SBC'S
058 B8 17 MOV R0,#17 STORE IN R17
05A A0 MOV GH0.A
05B D5 SEL RBI
05 C 37 CPL A
05D 12 65 JB0 IE SBC#1 NOT LOCAL
05F BB 0D MOV R3',#0D 1011 BUS GRANT MODE
061 B9 02 MOV Rl',#02 BUS GRANT COMMAND
063 54 B3 CALL SENDCN SEND BUS GRANT
065 55 START TIMER
066 25 EN TCNTI




OUTCHK 069 00 NOP
06A 00 NOP
06B 05 EN I INTERRUPT WINDOW
06C 00 NOP
06D 15 DIS I
06E D5 SEL RBI
06F BS 14 MOV R0',#14 GET OUTPUT LOCK
071 F0 MOV A,@R0'
072 96 B6 JNZ INPCHK IE OUTPUT IN PROG
074 BS 12 MOV R0',#12 CHECK NUMB OE MSG
076 F0 MOV A,0R0'
077 C6 B6 JZ INPCHK NO MSG IN BUFFER
079 FE MOV A,R6' GET RMN FROM NEXT
07A AS MOV R0',A OUTGOING MESSAGE
07B F0 MOV A,C°R0'
07C 77 RR A EORM SBC# FROM
07D 77 RR A MODULE NUMBER
07E 77 RR A
27F 17 INC A
080 53 0? ANL A,#0E S3C# NOW IN A
082 47 SWAP A
063 A9 MOV R1',A
084 IS INC R0'
085 E8 MOV A,R0'
086 37 CPL A
087 D2 8B JB6





08B 10 MOV A.GR0'
08C 77 RR A
08D 77 RR A
08E 77 RR A
08F 17 INC A
090 53 0F ANL A,#0F
092 69 ADD A,R1'
093 B8 14 MOV R0',#14 LOAD S3C# INTO
095 A0 MOV C°R0',A OUTPUT LOCK
096 47 SWAP A
097 43 F0 ORL A,#F0 FORM LOOK UP ADDR
099 E3 M0VP3 A,GA GET SBC MASK
09A A9 MOV Rl',A TEMP STORE MASK
09B B8 17 MOV R0',#17 G-ET STATUS BITS
09D F0 MOV A,GR0'
09E 59 ANL A,R1' SEE IF SBC IS LOC
09P A5 CLR Fl
0A0 96 A3 JNZ EXEC1 IF LOCAL
0A2 B5 CPL Fl
0A3 FE MOV A,R6' JET MSG- LENG-TH
0A4 03 03 ADD A, #03
0A6 A8 MOV R0',A
0A7 F0 MOV A,0R0' PUT LENG-TK IN
0A8 AF MOV R7',A OUTPUT COUNTER
0A9 C5 SEL RB0







0AE 54 24 CALL SETLOK
0B0 34 80 CALL SENDEX
0B2 54 17 CALL UNLOCK
034 04 69 JMP OUTCHK
0B6 05 en :[
0B7 00 NOP
0B8 15 DIS I
0B9 D5 SEL RBI
0BA BS 13 MOV R0',#13
0BC F0 MOV A,@R0'
03D 96 69 JNZ OUTCHK
0BF C5 SEL RB0
0C0 BE F0 MOV R7,#F0
0C2 BE 20 MOV R6,#20
0C4 54 68 CALL READ
3C6 C6 69 JZ OUTCHK
0ca BE ID MOV R6 f *lD
0CA 54 66 CALL READ
0CC D5 SEL RBI
0GD A9 MOV Rl',A
0CE 43 F0 ORL A,#F0
0D0 E3 M0VP3 A,5A
0D1 AA MOV R2',A
0D2 B6 17 MOV R0',#17
0D4 P0 MOV A,9R0'
0D5 5A ANL A,R2'
DISABLE INTERRUPTS
READ INPUT LOCK
SERIAL INPUT IN PROG
READ NUMB MSGS
PROM COMMON MEM








0D6 96 69 JNZ OUTCHK LOCAL MESSAGE
0DS B8 13 MOV R0',#13 IF NOT LOCAL, LOAD
0DA F9 MOV A.Rl' INPUT LOCK WITH SBC#
0DB A0 MOV @R0',A
0DC C5 SEL RB0
0DD 00 NOP
0DE 54 20 CALL SETLOK INPUT
0E0 14 E6 CALL RECEXT
0E2 54 17 CALL UNLOCK




RECEXT 0E6 BF F0 MOV R7,#FO READ OUTPUT
0ES BE IF MOV R6,#1F POINTER
0EA 54 88 CALL READ
0EC AD MOV R5,A STORE IN R5
0ED IE INC R6
0EE 54 88 CALL READ G-ET NUMB OF MSS
0F0 AB MOV R3,A IN R3
0F1 IE INC R6
0F2 54 88 CALL READ SET EXTMSGLAST
0F4 AC MOV R4,A IN R4
0F5 FD MOV A f R5 IS OUT = LAST ?
0F6 3? CPL A
0F7 17 INC A
0F6 6C ADD A,R4
0F9 96 FF JNZ RECX1 OUT = LAST
0FB 3D 00 MOV R5,#00 SET OUT=00
0FD BC 00 MOV R4,#00 SET LAST=00
RECX1 0FF 23 25 MOV A, #25 COMPUTE ADDR OF
101 6D ADD A.R5 MESSAGE LENGTH
102 E6 05 JNC RECX2
104 IF INC R7 BUMP R7 IF CARRY
RSCX2 135 AE MOV R6,A GET LENGTH OF MSG
106 54 88 CALL READ
108 AA MOV R2,A IN R2
109 D5 SEL RBI COMPUTE ROOM IN 8748
10A FC MOV A,R4' GET INPUT POINTER







10C 17 INC A
10D 6E ADD A,R6' COMPUTE OUT-IN=A
10E F6 14 JC RECX3 IE OUT>=IN
110 03 20 ADD A, #20 IF OUT<IN
112 24 1C JMP RECX4
114 96 1C JNZ RECX4
116 B8 12 MOV R0'»#12 GET NUMB OF MSG 'S
116 F0 MOV A.0R0'
119 C6 10 JZ 110
11B 27 CLR A
11C C5 SEL RB0
11D 37 CPL A
HE 00 NOP
HE 6A ADD A,R2 IS LENGTH<ROOM?
120 E6 31 JNC RECX5 IT FITS
122 BE E0 MOV R7,#F0 DOESNT FIT
124: BE IE MOV R6,#1F
126 FD MOV A,R5
127 54 74 CALL WRITE RESTORE EXTMSGOUT
129 BE 21 MOV R6,#21
12B EG MOV A,R4
12C 54 74 CALL WRITE RESTORE EXTMSGLAST
12E 24 71 JMP RECX 11 GO BACK TO EXEC
130 00 NOP & CLEAR INPUT LOCK
131 BE F0 MOV R7,#F0 BEGIN TRANSFER
133 23 22 MOV A, #22 COMPUTE STARTING
































E6 3A JNC RECX6
IE INC R7
B8 1C MOV R0,#1C
F0 MOV A,@R0
A9 MOV R1,A
54 88 CALL READ
Al MOV 3R1,A
19 INC Rl
23 C0 MOV A,#C0
69 ADD A,R1
E6 49 JNC RECXS
B9 20 MOV Rl,#20
23 01 MOV A,#01
6E ADD A,R6
AE MOV R6,A
E6 50 JNC RECX9
IP INC R7
ID INC R5
EA 3E DJNZ R2 RECX7
23 09 MOV A, #09
6D ADD A,R5
E6 5A JNC RECX10
BD 00 MOV R5,#00
CB DEC R3
BF E0 MOV R7,#F0
BE IF MOV R6 f #lF
BUMP R7 IF CARRY
GET 8748 IN POINTER
IN Rl
GET DATA BYTE
BUT IN 8748 BUFFER
3UMP 8748 IN POINTER
CHECK IF P0INTER>=64
IF >=64, P0INTER=32
INCR R6 ADDR POINTER
IF R6 OVF, BUMP R7
BUMP RELATIVE PNTR.
GO BACK FOR MORE
BEGIN CLEAN UP
IF REL POINTER OUT-
SIDE BUFFER
POINTER =






15F ED MOV A,R5
160 54 74 CALL WRITE
162 IE INC R6
163 FB MOV A,R3
164 54 74 CALL WRITE
166 54 40 CALL SETEXT
168 BS 12 MOV R0,#12
16A F0 MOV A,GR0
16B 17 INC A
16C A0 MOV @R0,A
16D B8 1G MOV R0,#1C
161 F9 MOV A,R1
170 A0 MOV @R0,A
RECXU 171 38 13 MOV R0,#13




FIND NEXT SBC #
INCR NUMB MSG 8748
UPDATE 8748 INPUT
POINTER
CLR 8748 INPUT LOCK




SENDEXT 180 00 NOP
181 BE F0 MOV R7,#F0
183 BE IE MOV R6,#1E
185 54 88 CALL READ
187 AC MOV R4,A
188 IE INC R6
189 54 88 CALL READ
18B AD MOV 15, A
18C IE INC R6
18D 54 88 CALL READ
181 AB MOV R3,A
190 B8 IE MOV R0,#1F
192 F0 MOV A,GR0
193 AA MOV R2,A
194: ED MOV A,R5
195 37 CPL A
196 17 INC A
197 6C ADD A,R4
198 A9 MOV 11,
A
199 EB MOV A,R3
19A C6 Al JZ SENX1
19C F9 MOV A,R1
19D C6 BE JZ !3ENX3
19? E6 B3 JNC SENX2
SENX1 1A1 FC MOV A,R4
1A2 37 CPL A


























1A5 A9 MOV HI,
A
TEMP STORE ROOM IN 1
1A6 EA MOV A.R.2 GET LENGTH
1A7 37 CPL A
1A8 17 INC A COMPUTE ROOM-LENGTH
1A9 69 ADD A,R1 CY=1 IE ROOM>=LENGTH
1AA F6 C9 JC SENX4 BEGIN TRANSFER
1AC BE 21 MOV R6,#2l
1AE EC MOV A,R4 SET LAST=IN
1AF 54 74 CALL WHITE
1B1 BC 00 MOV R4 f #00 SET IN=0
1B3 EC MOV A,R4
134 37 CPL A
1B5 17 INC A COMPUTE OUT-IN
1B6 61) ADD A f R5
1B7 A9 MOV HI,J, TEMP STORE IN Rl
1B8 EA MOV A,R2
1B9 37 CPL A
1BA 17 INC A COMPUTE
IBB 69 ADD A.R1 (OUT-IN)-LENGTH
1BC F6 C9 JC I5ENX4 BEGIN TRANSFER
1BE BE IE MOV R6,#1E BUFFER IS FULL
ica EC MOV A,R4 RESTORE EXTMSGIN
1C1 54 74= CALL WRITE
1C3 44 11 JMP SENX 11 RETURN TO EXEC












1C9 BE F0 MOV R7,#F0 COMPUTE STARTING
1CB 23 22 MOV A ,#22 ADDRESS OF FIRST
1CD 6C ADD A,R4 BYTE TO BE SENT
ICE AE MOV R6,A IN R6
ICE E6 D2 JNC SENX5
1D1 IE INC R7 BUMP R7 IE R6 OVE
1D2 B8 IE MOV R0,#1E
1D4 F0 MOV A,@R0 GET 8748 OUTPUT
1D5 A9 MOV R1,A POINTER IN Rl
1D6 Fl MOV A f GRl GET RMN IN R5
1D7 AD MOV R5,A FOR SETEXT
IDS Fl MOV A,GR1 GET NEXT DATA BYTE
1D9 54 74 CALL WRITE SEND IT
1DB 19 INC Rl INC 8748 POINTER
IDC 23 C0 MOV A,#C0 IS POINTER>=64?
IDE 69 ADD A,R1
IDF E6 E3 JNC SENX7
1E1 B9 20 MOV El, #20 IE S0,P0INTER=32
1E3 23 01 MOV A, #01
1E5 6E ADD A,R6 INCR LOW ADDR BYTE
1E6 AE MOV R6,A
1E7 E6 EA JNC SENXS
1E9 IE INC R7 BUMP HIGH BYTE
1EA 1C INC R4 INC RELATIVE POINTER
1EB EA DS DJNZ R2 SENX6 GO BACK FOR MORE




1EF 6C ADD A,R4 IS REL. P0INTER>=F7
1F0 E6 F4 JNC SENX9
1P2 BC 00 MOV R4,#00 IF SO, PO INTER =0
SENX9 1P4 13 INC R3 INCR NUMB OF MSG
1F5 BF F0 MOV R7,#F0
1F7 BE IE MOV R6,#1E
1F9 FC MOV A,R4
1FA 54 74 CALL WRITE RESTORE EXTMSG-IN
1FC BE 20 MOV R6,#20
1FE FB MOV A,R3
IFF 54 74 CALL WRITE RESTORE NUMEXTMSG
201 FB MOV A,R3
202 07 DEC A
203 96 08 JNZ 5ENX10 IS NUMEXTMSG=1?
205 FD MOV A,R5 IF SO THEN NEXTMSG=
206 54 4C CALL SETEXT SBC OF MSG PUT IN
5ENX10 208 bs 12 MOV R0,#12
20A F0 MOV A,GR0 GET NUMB MSG 8748
20 3 07 DEC A
20 C A0 MOV l?R0,A DEC NUMB MSG IN 8748
20D B8 IE MOV R0,#1E UPDATE 8748 OUTPUT
20F F9 MOV A,R1 POINTER
210 A0 MOV 3R0,A
SENX11 211 B8 14 MOV RO,#14 CLEAR 8748 OUTPUT
213 B0 00 MOV QR0,#00 LOCK




UNLOCK 217 BE E0 MOV R7,#E0
219 BE 1C MOV R6,#1C
21B 23 00 MOV A, #00
21D 54 74 CALL WRITE LOAD IN EXTMSG-LOCK




SETLKI 220 B8 13 MOV R0,#13
222 44 26 JMP SETL1
SETLKO 224 B8 14 MOV R0,#14
SETL1 226 F0 MOV A,@R0
227 AD MOV R5,A
228 BE F0 MOV R7,#F0
22A BE 1C MOV R6,#1C
SETL2 22C 05 EN ][
22D 00 NOP
22E 15 DIS I
22E 54 88 CALL READ
231 96 2C JNZ SETL2
233 ED MOV A,R5
234 54 74 GALL WRITE
236 54 88 CALL READ
23S 37 CPL A
239 17 INC A
23A 6D ADD A,R5
23 B 96 2C JNZ SETL2
23D 93 RETR
GET INPUT LOCK SBC#
GET OUTPUT LOCK SBC#




WRITE SBC# INTO LOCK
MAKE SURE YOU GOT IT
IS EXTMSGLOCK=LOCK





SETEXT 240 FB MOV A.R3
241 C6 52 JZ SETX2
243 FD MOV A,R5
244 03 22 ADD A, #22
246 AE MOV R6,A
247 E6 4A JNC SETX1
249 IF INC R7
SETX1 24A 54 88 CALL READ
24C 77 RR A
24D 77 RR A
24E 77 RR A
24F 17 INC A
250 53 0F ANL A,#0F
SEXT2 252 BF F0 MOV R7,#F0
254 BE ID "MOV R6,#1D
259 54 74 CALL WRITE
258 93 RETR
GET NUM OF MSG
JUMP IF NUMBER=0
GET NXT OUTGOING RMN
FORM ADDRESS OF NEXT
MODULE NUMBER
BUMP R7 IF R6 OVF
REAL NEXT RMN
DIVIDE RMN BY 8
MASK OFF GARBAGE







274 B8 04 MOV R0 f 04 SET UP LATCH ADDR
276 37 CPL A
277 90 MOVX @R0,A LOAD DATA BYTE
278 18 INC R0
279 18 INC R0 FORM NEXT LATCH ADD
27A FE MOV A,R6
27B 37 CPL A
27C 90 MOVX OR0,A LOAD LOW ADDR BYTE
27D 18 INC R0
27E FF MOV A,R7
27? 37 CPL A
280 90 MOVX 3R0,A LOAD HIGH ADDR BYTE
281 99 FC ANL P1,#FC ACTIVATE BUS REQ
283 46 83 JNT1 WRT1 WAIT FOR XACK
285 89 03 ORL PI, #03 REMOVE BUS REQ






288 B8 07 MOV R0,#07
28A FF MOV A,R7
28B 37 CPL A
28C 90 MOVX @R0,A
28D C8 DEC R0
28E FE MOV A,R6
2SF 37 CPL A
290 90 MOVX @R0,A
291 89 02 ORL PI, #02
293 99 FE ANL P1,#FE
295 46 95 JNTl READ1
297 80 MOVX A,0R0
298 89 01 ORL Fl,#01
29A 93 RSTR
LATCH ADDRESS
LOAD HIGH ADDR BYTE










SENDDO 29D 99 EF ANL PI EF DATA SYNC GET OUTPUT
29F B8 14 MOV R0' f 14 LOCK IN A
2A1 F0 MOV A,@R0'
2A2 44 B4 JMP SEND
SENDCO 2A4 89 10 ORL PI,#10 COMMAND SYNC
2A6 B8 13 MOV R0',#14 GET OUTPUT LOCK
2A8 F0 MOV A f 0R0
2A9 4:4 BS JMP SEND
SENDCI 2A3 89 10 ORL PI, #10
2AD B8 13 MOV R0',#13 GET INPUT LOCK
2AE F0 MOV A,0R0
2B0 47 SWAP A REVERSE TEE ORDER
2B1 44 B8 JMP SEND OUTPUT IT
SENDCN 2B3 89 10 ORL PI, #10 SET COMMAND SYNC
2B5 B8 15 MOV R0',#15 GET ID REGISTER
2B7 E0 MOV A,@R0'
SEND 2B3 B8 00 MOV R0',#00 LOAD HEADER
2BA 90 MOVX @R0',A
2BB 18 INC R0'
23C F9 MOV A,R1' GET DATA BYTE
2BD 90 MOVX QR0',A LOAD DATA
2BE 99 F7 ANL P1,#F7 ACTIVATE SEND BIT
2C2 89 08 ORL PI, #08 CLEAR SEND BIT




RECMSG 2C4 FB MOV A,R3'
2C5 07 DEC A
2C6 96 E0 JNZ TO RETURN
RECM1 2C8 B8 13 MOV R0',#13
2CA E0 MOV A.0R0'
2CB 37 CPL A
2CC 17 INC A
2CD 6A ADD A,H2'
2CE 96 E0 JNZ TO RETURN
RECM2 2D0 EC MOV A,R4'
2D1 AS MOV R0',A
2D2 F9 MOV A,El'
2D3 A0 MOV GR0',A
2D4 1C INC R4'
2D5 FC MOV A,R4'
2D6 03 C0 ADD A,#C0
2DS E6 DC JNC RECM3
2DA BC 20 MOV R4',#20
RECM3 2DC B9 FF MOV R1',#FF
2DE 54 AB CALL SENDCI












EXINT 003 44 E8 JMP MSGDEC
2E6 64 16 JMP ACKSRV
MSGDEC 2E8 89 04 ORL PI, #04 CLR MSG- RDY FF
2EA 99 FB ANL Pl f #FB
2EC 65 STOP TCOUNT
2SD D5 SEL RBI
2EE B8 10 MOV R0',#10 SAVE A
2F0 A0 MOV GR0',A
2F1 FB MOV A,R3' GET MODE
2F2 72 E6 JB3 ACKSRV JUMP IF BUS CONTROL
2F4 B8 01 MOV R0',#01 GET MSG HEADER IN R2
2F6 80 MOVX A.GR0'
2F7 AA MOV R2',A
2F8 47 SWAP A GET "TO" ADDR BITS
2F9 43 F0 ORL A,#F0 FORM LOOK UP ADDR
2FB E3 M0VP3 A,OA GET STATUS BITS
2FC A9 MOV Rl',
A
TEMP STORE
2FD B6 17 MOV R0',#17
2FF F0 MOV A,0R0' COMP WITH TERMINAL
300 59 ANL A,R1' STATUS
301 C6 E0 JZ RETURN
303 B8 00 MOV R0',#00 GET DATA BYTE IN Rl'
305 80 MOVX A,@R0'
306 A9 MOV Rl'.A
307 00 NOP
308 00 00 NOP




30B 0A IN A,P2
30C D2 E0 JB6 RETURN
30E F2 1C JB7 RECMSG
310 F9 MOV A,R1'
311 53 07 ANL A,#07
313 03 20 ADD A, #20
315 B3 JMPP Qk
ACKSRV 316 F3 MOV A.R3'
317 53 07 ANL A, #07
319 03 28 ADD A ,#28
31B B3 JMPP (?A















PARITY AND SYNC TYPE
PARITY ERROR
DATA MESSAGE
FORM JUMP TABLE ADDR
ADD TABLE 1 OFFSET
JUMP TO SERV ROUTINE
GET MODE
MASK LOW 3 BITS
ADD TABLE 2 OFFSET
ACK SERVICE TABLE
LEAVES WITH DATA









REQCMD 339 FB MOV A,R3' CHECK FOR MODE 0000
33A 96 E0 JNZ RETURN REJECT IF MODE NOT
33C B8 13 MOV R0',#13 CHECK HEADER=IN LOCK
33E F0 MOV A,0R0'
33F 37 GPL A
340 17 INC A
341 6A ADD A,R2'
342 C6 49 JZ REQC1 IF HEADER=INPUT LOCK
344 F0 MOV A.GR0' CHECK INPUT LOCK
345 96 E0 JNZ RETURN NOT CLEAR
347 FA MOV A,R2' MOVE EEADER TO LOCK
348 A0 MOV GR0',A
REQC1 349 C8 DEC R0'
34A F0 MOV A.0R0' SET NUMB OF MS£ 'S
34B 96 50 JNZ REQC2
34D 27 CLR A BUF. EMPTY ROOM=SIZE
34E 64 56 JMP REQC3
REQC2 350 FC MOV A,R4' COMPUTE OUT-IN
351 37 CPL A
352 17 INC A
353 6E ADD A,R6' A=OUT-IN
354 F6 56 JC ]REQC4 FITS
REQC3 356 33 40 ADD A, #40 A=SIZS-(IN-OUT)
REQC4 358 AA MOV R2',A TEMP STORE ROOM
359 F9 MOV A,R1' GET COMMAND BYTE
35A 53 F8 AND A,#F8 MASK OFF SIZE BITS




35D 77 RR A
35E 37 CPL A
35F 17 INC A IE ROOM>=LENGTH
360 6A ADD A,R2' CARRY = 1
361 E6 E0 JNC RETURN NOT CLEAR
363 BB 01 MOV R3',#01 SET MODE 0001
365 B9 EF MOV Rl',#FF
367 54 AB CALL SENDCI
369 64 E0 JMP RETURN
174

36D 23 FF MOV A,#FF
36F 6B ADD A ,13'
370 96 E0 JNZ RETURN
372 B8 13 MOV R0',#13
374 F0 MOV A,@R0'
375 37 CPL A
376 17 INC A
377 6A ADD A,R2'
378 96 £0 JNZ RETURN
37A B9 fj MOV Rl',#FF
37C 54 AB CALL SENDCI
37E B0 00 MOV tfR0',#00
380 C8 DEC R0'
381 F0 MOV A t @R0'
362 17 INC A
383 A0 MOV GR0.A
384 BB 00 MOV R3' t #00
386 64 E0 JMP RETURN
ENDCMD
CHECK FOR MODE 0001





INCR NUMB OF MGS




BUSCMD 369 FB MOV A,R3' CHECK FOR MODE 0000
3SA C6 SE JZ BUSC1
38C 64 E0 JMP RETURN WITH RESET
BUSC1 38E 76 98 JF1 BUSC2 JMP IF MSG WAITING
390 BB 0B MOV R3',#0B SWITCH TO MODE 1011
392 B9 02 MOVE Rl',#02 BUS GRANT CMD
394 54 33 CALL SENDCN SEND BUS GRANT
396 64 E0 JMP RETURN
BUSC2 398 BB 08 MOV R3\08 SWITCH TO MODE 1000
39A FF MOV A,R7' GET MSG LENGTH
39B 17 INC A
39C 53 3E ANL A,#3E COMPUTE LENGTH
39E E7 RL A FOR SEND REQUEST
39F E7 RL A
3A0 A9 MOV R1',A
3A1 54 A4 CALL SENDCO




CLRACK 3AS BB 09 MOV R3',#09 SWITCH MODE 1001




DATACK 3AE FF MOV A,H7' ANY MORE BYTES LEFT?
3AF 96 B9 JNZ DATK1 SEND ANOTHER
3B1 BB 0A MOV R3',#0A SWITCH MODE 1010
3B3 B9 01 MOV Rl',#01 SEND END OF MSG
3B5 54 A4 CALL SENDGO
3B7 64 E0 JMP RETURN
DATK1 3B9 FE MOV A,R6' GET OUTPUT POINTER
3BA A8 MOV R0',A
3BB F0 MOV A,@R0' GET NEXT DATA BYTE
3BC A9 MOV Rl' t A IN El'
3BD CF DEC R7' DECR OUTPUT COUNTER
3BE IS INC R6' BUMP THE POINTER
3RF EE MOV A,R6' IS POINTER AT TOP?
3C0 03 C0 ADD A,#C0
3C2 E6 C6 JNC DATK2
3C4 BE 20 MOV R6' t #20 POINTER AT BOTTOM
DATK2 3C6 54 9D CALL SENDDO SEND DATA




ENDACK 3CA B8 14 MOV R0',#14
3CC B0 00 MOV GR0',#00
3CE B6 12 MOV R0',#12
3D0 E0 MOV A,@R0'
3D1 07 DCR A
3D2 A0 MOV @R0',A
3D3 A5 CLR El
3D4 BB 0B MOV R3',#0B
3D6 B9 02 MOV Rl',#02
3DS 54 B3 CALL SENDCN
3DA 64 E0 JMP RETURN
CLR OUTPUT LOCK







BUSACK 3DC BB 00 MOV R3',#00 SWITCH MODE
0000




RETURN 3E0 B8 10 MOV R0',#10
RETWC 3E2 B0 0F MOV @R0',#0F
RETNC 3E4 23 A4 MOV A,#A4
3E6 62 MOV T.A
3E7 B8 10 MOV R0',#10
3E9 E0 MOV A.OR0
3EA 55 STRT T
3EB 93 RETR









The Intel ICE-48 in circuit emulator is necessary for
efficient debugging of new 8748 programs. The ICE-48
system replaces the 8748 chip with an interface cable
to an Intel MDS microcomputer development system. The
ICE-48 software in the MDS allows the MDS to step through
the program and display the contents of the internal
registers and memory.
At the time of the software development, the emulator
system was not available. A substitute system was developed
with an Intel SBC 80/20 to perform a similar task. The
RAM loader and single stepper routines included in this
section load the external program memory and step the 6748
through the program. Addresses are displayed on the CRT
terminal connected to the 80/20. To display the contents
of the internal memory, a separate routine to write the
contents of the internal memory into external memory can be
used. The external memory can then be displayed on the
CRT by the SBC monitor.
Debugging the bus control routines requires at least two
serial interface boards up and running at the same time.
This was accomplished by using two SBC 80/20's to step two
serial interface boards through their routines simultaneously
,
A storage oscilloscope was used to monitor bus traffic,
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since serial transmissions occur at normal speed in the
single step mode.
The basic debugging procedure is to load the program
into both serial boards and step both terminals through
the restart routines. If the corporate message buffer is
empty* the two terminals will exchange bus grant commands
indefinitely. A message can be simulated by loading data
into the corporate memory, through the SBC monitor, and
setting the buffer control registers accordingly. The
message transfer process can be observed one step at a
time with the messages displayed on the oscilloscope.
If required, the hardware can be debugged by manual
methods. The receiver shift registers (74LS164's) can be
removed from their sockets and replaced with a switch bank
composed of DIP switches and pull up resistors. This
enables received messages to be simulated without requiring
a second operational terminal. The 74LS175 at B16 may be
removed and a TTL level signal from a pulse generator may
be applied through pin Id. By manually pulsing the signal
generator, the transmitter and encoder can be stepped through
the transmit sequence. Removing the 74LS86 at D18 and
grounding pin 8 will disable the receive parity check.
Commamd message reception can be simulated by removing the
74L5161 at A17 and grounding pin 12. Allowing this pin to
float will indicate data sync to the CPU. To create a
received message interrupt, momentarily ground pin 1 of D19.
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A. RAM LOADER PROGRAM
This program runs on an Intel SBC 80/20-04 and loads
1024 bytes from an external memory board to the serial in-
terface read/write program memory. In the present version,
the memory locations D000 through D3FF (hex) correspond to
8746 program memory 0000 through 03EF. The program resides
in external memory starting at address C700. Program and
data are stored on floppy disc by use of CP/M DDT.
The RAM loader program is entered through the SBC
monitor command "G0700 (CR)". If the serial interface
board is not in the reset mode, the RAM load is aborted
and the error symbol "#" is displayed on the CRT. After all
1024 locations have been loaded, the program returns control
to the SBC monitor and the prompt symbol "." is displayed.
Port E5 and EA of the SBC 80/20 are used as bidirec-
tional data/address ports. The bus drivers are removed and
bypassed to connect the 8255's directly to the interface
cable. Port E6 serves as the control port ,. supplying chip
select, write enable, address latch and single step signals
to the serial interface board. A 74LS00 is used as a driver
for the port E6 signals, hence all lines are inverted.
After initial power-up reset of the SBC, all output ports
are set in the input mode, driving the control lines low.
After the RAM loader has been exercised, port E6 is left in
the output mode, keeping the control lines high and enabling
normal operation of the serial hardware.
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The interface cable connects to Jl on the SBC 80/20.
Connections to port E5 are made by installing jumpers in
sockets A5 and A6. Only the lower four bits of E5 are used
and the 74LS00 is installed in socket A4. Connections to
port EA are made via jumpers from socket A3 pins eight and
nine to socket A10 pins one and four. The MSB of port E9
tests the state of the reset switch, and is connected to
the interface cable by jumpering socket A12 pin 12 to




0700 3E 83 MVI A, 83
0702 D3 EB OUT EB
0704 DB E9 IN E9
0706 E6 80 AN I 80
0708 C2 3A 03 JNZ 033A
070B 3E 82 MVI A ,82
070D D3 EB OUT EB
070F 3E 80 MVI A, 80
0711 D3 E7 OUT E7
0713 3E 00 MVI A f 00
0715 D3 E6 OUT E6
0717 21 00 D0 LXI H,D000
071A 7C MOV A,H
071B D3 EA OUT EA
071D 7D MOV A,L
071E D3 E5 OUT E5
2720 3E 04 MVI A, 04
0722 D3 E6 OUT E6
0724: 3E 00 MVI A, 00
0726 D3 E6 OUT E6
0726 7E MOV A,M





CHECK FOR RESET LOW
DISPLAY ERROR ON CRT
CHANGE OUTPUT PORTS
PORT B OUT, PORT C OUT
CLEAR CONTROL PORT





PUT DATA ON PORT E5







0732 3E 03 MVI A, 03
0734 D3 E6 OUT E6
0736 3E 00 MVI A.00
0738 D3 E6 OUT E6
073A 23 INX H
073B 3E D4 MVI A.D4
073D BC CMP H
073E C2 1A 07 JNZ 071A
0741 3E 82 MVI A, 82
0743 D3 E7 OUT E7
0745 3E 83 MVI A, 83
0747 D3 EB OUT EB
0749 CD 12 03 CALL 0312
074C C3 3C 00 JMP 003C
APPLY WE AND CS VIA PORT E6
REMOVE WE AND CS
COMPUTE NEXT ADDRESS
COMPARE WITH END 0? FILE D400H
CO BACK FOR NEXT DATA
ALL DONE
TURN OFF OUTPUT PORTS




B. SINGLE STEPPER ROUTINE
The single stepper routine uses the SBC 80/20 to step
the 8748 through its program and to display the addresses
on the CRT console. The routine is entered by typing the
monitor command "G-0760 (CR)". The SBC 80/20 applies a pulse
to the single step flip flop via the interface cable and
then reads the contents of the 8748 program counter on the
eight bits of the bus port and the lower four bits of port
2. This address is displayed on the CRT. The process is
repeated each time a key is pressed on the keyboard. De-
pressing the "break" key causes the program to cycle at a
rapid rate.
The single stepper can reside either in read/write
memory or in ROM. If the SBC 80/20 is installed in the same
card cage as the serial interface and if the 80/20 program
lies in external memory, the system will 'lock up' when the
serial board is stepped through a bus read or write. For
this reason the single stepper program should reside in
on-board RAM or ROM.
To insure the 8748 begins at address 0000, the single
step switch in the serial board switch register should be
set before the reset switch is open. The single step pro-
gram may be exited at any time by depressing the carriage
return. Control is returned to the SBC monitor and the
188

prompt symbol ". is displayed. The single step routine





0760 3E 82 MVI A,82
0762 D3 E7 OUT E7
0764 3E 83 MVI A, 83
0766 D3 EB OUT EB
0768 3E 00 MVI A, 00
076A D3 E6 OUT E6
076C CD 12 03 CALL 0312
076F 16 00 MVI D,00
0771 C3 91 07 JMP 0791
0774 CD 12 03 CALL 0312
0777 16 00 MVI D,00
0779 CD F4 02 CALL 02F4
077C EE 8D CPI ED
077E CA 49 07 JZ 0749
0781 3E 08 MVI A, 08
0783 D3 E6 OUT E6
0785 3E 00 MVI A, 00








PORT B & C INPUT
PORT C E6 OUTPUT





WAIT FOR PRESSED KEY
IF SO, ALL DONE
OUTPUT SNGSTP PULSE
REMOVE SNGSTP PULSE





0791 DB EA IN EA
0793 E6 03 ANI 03
0795 CD 0D 05 CALL 050D
0798 4F MOV C f A
0799 CD 07 03 CALL 0307
079C DB E5 IN E5
079E CD 87 04 CALL 0487
07A1 0E 20 MVI C,20
07A3 CD 07 03 CALL 0307
07A6 14 INR D
07A7 7A MOV A,D
07A8 FE 10 CPI 10
07AA C2 79 07 JNZ 0779
07AD C3 74 07 JMP 0774
READ HIGH ADDR BYTE
MASK OFF HIGH BITS
DISPLAY ON CRT





CHECK F/END OF LINE
IF LINE CNTR < 16




C. 874:8 REGISTER DUMP ROUTINE
This routine can be used to write the contents of the
6748 internal registers into external memory. The memory
contents can then be examined using the SBC monitor.
This routine may be located where space permits in the
8748 software. The routine is entered by inserting a CALL
command into the 8748 EXEC routine. The memory contents
are moved to addre.ss E000 (hex) through E03F in external
memory.
C5 SEL RB0
BE E0 MOV R7,#E0
BE 00 MOV R6,#00
54 74 CALL WRITE
BE 3F MOV R6,#3E
B9 3F MOV El, #31
LOOP PI MOV A,GR0













Tahle 8: 8748 Debug Switch Settings
Function/Condition
Desired
Load RAM or Reset
Run ^/External RAM
Run w/Internal ROM
Single Step w/Ext RAM


















Table 9: Interface Cable Wiring
Signal SBC Jl Pin Serial Board Connector






Single Step Pulse 18 11
Addr Latch Enable 20 13
Write Enable 22 10
Chip Select 24 12
Address Bit 8 26 16
" 9 28 15
Ground Odd # 9
Table 10: I/O Port Control Words
RAM Write:
Port E5: Mode outout Control Word: 80 Port E7
Port E6: Mode output
Port E9: Mode input Control Word: 80 Port EB
Port EA: Mode output
Single Step:
Port E5: Mode input Control Word: 62 Port E7
Port E6: Mode output
Port E9: Mode input Control Word: 82 Port EB
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